

Remote I/O & Remote Motion

G9103C

(Motor control LSI with interpolation function)

User's Manual



NPM Nippon Pulse Motor Co., Ltd.

[Preface]

Thank you for considering our super high-speed serial communicator LSI, the "G9000 series". To learn how to use the G9000 series, read this manual to become familiar with the product. The handling precautions for mounting this LSI are described at the end of this manual. Make sure to read them before mounting the LSI.

[What the Motionnet® is]

The **Motionnet**[®] system is a wire-saving system that consists of one center LSI connected to a CPU bus, and maximum 64 local LSIs, and is connected by using cables of two or three conductive cores.

As a next generation communication system, the **Motionnet**[®] can construct faster, more volume large scale, wire saving systems than conventional systems (conventional LSI product to construct serial communication system by NPM). Further, it has data communication function, which conventional system does not have, so that the **Motionnet**[®] can control communication with motor control LSIs such as the PCL series (pulse train generation LSI made by NPM).

[Cautions]

- (1) Copying all or any part of this manual without written approval is prohibited by the Copyright Law.
- (2) The specifications of this LSI may be changed to improve performance or quality without prior notice.
- (3) Although this manual was produced with the utmost care, if you find any points that are unclear, wrong, or have inadequate descriptions, please let us know.
- (4) We are not responsible for any results that occur from using this LSI, regardless of the above.

Descriptions of indicators that are used in this manual

- 1. In description of register bits, "n" refers to a bit position. "0" refers to a bit position that can be written with only "0." It also means that a bit will always be read as "0".
- 2. Specified bit of register is referred to as "resister name". (ex. RMD.MSDE)
- 3. This manual does not use overlines with negative logic terminals and signals. Please refer to "4.1 A list of terminals".
- 4. Unless otherwise described, time description in this manual is in the case of CLK=40 MHz.
- 5. Signal "ON" or "OFF" is shown by "H level" or "1" in the case of positive logic and "L level" or "0" in the case of negative logic.
- 6. Suffix "b" with numerical number shows binary and suffix "h" shows hex. Decimal notation is used no suffix. Even though binary or hex notation is used, suffix may not be attached in some figures or in the case of that the same as decimal notation.

1.		Outline	e1
2.		Featur	es1
3.		Specif	ications6
	3.1	Basi	ic specifications6
	3.2	Com	nmunication system specifications6
	3.3	Spee	cifications for the axis control section7
4.		Hardw	are description8
	4.1	A lis	t of terminals8
	4.2	Tern	ninal allocation diagram11
	4.3	Bloc	k diagram
	4.4	Fune	ctions of terminals13
	4	1.4.1	CLK [74]13
	4	1.4.2	RST [80]13
	4	1.4.3	CKSL [76]13
	4	1.4.4	ROME [12]13
	4	1.4.5	DN0 / DNSI [2], DN1 [3], DN2 [4], DN3 / ROMC [5], DN4 / ROMO [6], DN5 / ROMI [7] 13
	4	1.4.6	DNSM [14] 14
	4	.4.7	DNSO / ROMS [13]14
	4	.4.8	GRP0 ~ GRP2 [9 ~ 11]
	4	.4.9	SPD0 [77], SPD1 [78]
	4	.4.10	TUD [71] 14
	4	.4.11	TMD [72] 15
	4	.4.12	TOUT [69]15
	4	.4.13	SO [18] 15
	4	.4.14	SOEH [17], SOEL [16]
	4	.4.15	SOEI [15] 15
	4	.4.16	SI [20]15
	4	.4.17	MRER [68]15
	4	.4.18	MSEL [67] 15
	4	.4.19	BRK [70] 16
	4	.4.20	P0 [51], P1~P3 [53~55], P4/SIFC [56], P5/SIFS [57], P6/SIFI [58], P7/SIFO [59]16
	4	.4.21	STA [49], STP [50]16
	4	.4.22	EMG [42]16
	4	.4.23	ELL [65] 16
	4	.4.24	+EL [43], -EL [44] ······ 16
	4	.4.25	SD [45]16
	4	.4.26	ORG [46]17
	4	.4.27	ALM [47] 17
	4	.4.28	OUT [31], DIR [32]17

4.4.29	PA [27], PB [28]17
4.4.30	EA [24], EB [25], EZ [26]
4.4.31	PCS [37]17
4.4.32	INP [40]····· 17
4.4.33	CLR [39]18
4.4.34	LTC [38]
4.4.35	ERC / CDWN [30]18
4.4.36	BSY / PH1 [61]
4.4.37	FUP / PH2 [62]
4.4.38	FDW / PH3 [63]18
4.4.39	MVC / PH4 [64]18
4.4.40	CP1 [34]18
4.4.41	CP2 [35]19
4.4.42	CP3 [36]19
4.4.43	VDD, GND 19
5. Descrij	otion of software ······ 20
5.1 Outli	ne of control 20
5.1.1	Communication control ······20
5.1.2 Co	mmunication type20
5.1.2.1	I I/O communication (Cyclic communication)20
5.1.2.2	2 Data communication
5.1.2.3	3 System communication 21
5.1.2.4	Broadcast communication21
5.1.2.	5 Break communications 21
5.1.2.6	6 Conceptual communication and setting examples
5.2 Fund	tional settings ······ 24
5.2.1	I/O port 24
5.2.1.1	I Main status (MSTS) 24
5.2.1.2	2 General I/O terminal input data (IOPIB)······25
5.2.1.3	3 General I/O terminal output data (IOPOB) 25
5.3 Com	mand (Operation commands and Control commands)
5.3.1	Operation commands ······26
5.3.1.1	I Start command
5.3.1.2	2 Speed change command 27
5.3.1.3	3 Stop command
5.3.2	Control commands
5.3.2.1	NOP (no operation) command28
5.3.2.2	2 Operation stop interrupt reset command 28
5.3.2.3	3 Software reset command 28
5.3.2.4	Counter clear command ······ 28
5.3.2.	5 ERC signal and CDWN signal output control command

5.3.2.6	PCS signal input command29
5.3.2.7	LTC signal input command 29
5.3.2.8	Pre-register control command29
5.3.2.9	EEPROM control commands
5.3.2.10	ID code check command 30
5.3.3 R	egister control commands 31
5.3.3.1	Register write commands33
5.3.3.2	Register read controls35
5.3.3.3	Response data by read commands
5.4 Regist	er and pre-register ······ 39
5.4.1 Pr	e-register 39
5.4.1.1	Writing into pre-register for operation
5.4.1.2	Cancellation of pre-register data for operation 40
5.4.1.3	Writing into pre-register for comparator 3 40
5.4.1.4	Cancellation of pre-register data for Comparator 341
5.4.2 R	egister for setting speeds42
5.4.2.1	RFL (PRFL): FL speed setting register (17 bits) 42
5.4.2.2	RFH (PRFH): FH speed setting register (17 bits) 43
5.4.2.3	RUR (PRUR): Acceleration rate setting register (16 bits)43
5.4.2.4	RDR (PRDR): Deceleration rate setting register (16 bits)43
5.4.2.5	RMG (PRMG): Magnification rate register (11-bit)44
5.4.2.6	(RDP) PRDP: Ramping-down point setting register (24 bits)44
5.4.2.7	PRUS (RUS): Acceleration S-curve range setting register (16 bits)45
5.4.2.8	RDS (PRDS): Deceleration S-curve range setting register (16 bits)45
5.4.2.9	RFA: FA speed setting register (17-bit)46
5.4.3 Fe	eed amount setting registers ······47
5.4.3.1	RMV (PRMV): Feed amount for positioning setting register (28 bits)47
5.4.3.2	RMVY (PRMVY): Positioning amount setting register for Y-coordinate in interpolation (28 bits)
5.4.3.3	RIP (PRIP): Positioning setting register for X-coordinate of the center in circular interpolation (28 bits)48
5.4.3.4	RIPY (PRIPY): Positioning setting register for Y-coordinate of the center in circular interpolation (28 bits)48
5.4.3.5	RCI (PRCI): Setting register for number of steps necessary to complete circular interpolation (31 bits)48
5.4.3.6	RCIC: Step counter for circular interpolation (31 bits)49
5.4.4 Er	nvironmental setting registers50
5.4.4.1	RMD (PRMD): Operation mode setting register51
5.4.4.2	Environmental setting 1 register55
5.4.4.3	RENV2: Environmental setting 2 register58
5.4.4.4	RENV3: Environmental setting 3 register60
5.4.4.5	RENV4: Environmental setting 4 register63
5.4.4.6	RENV5: Environment setting 5 register66

	5.4.4.7	RENV6: Environmental setting 6 register67
	5.4.4.8	RCUN1: COUNTER 1 (28 bits) 68
	5.4.4.9	RCUN2: COUNTER 2 (28 bits) 68
	5.4.4.10	0 RCUN3: COUNTER 3 (16 bits) 68
	5.4.4.11	RCMP1: Comparison data for Comparator 1 (28 bit)68
	5.4.4.12	2 RCMP2: Comparison data for Comparator 2 (28 bit)68
	5.4.4.13	3 PRCP3 (RCMP3): Comparison data for Comparator 3 (28 bit)69
	5.4.4.14	4 RIRQ: Event interrupt cause setting register69
	5.4.4.1	5 RLTC1: Latch data for COUNTER 1 (28 bits)70
	5.4.4.10	6 RLTC2: Latch data for COUNTER 2 (28 bits)70
	5.4.4.17	7 RLTC3: Latch data for COUNTER 3 (16 bits)70
	5.4.4.18	8 RSTS: Extension status 71
	5.4.4.19	9 REST: Error interrupt status73
	5.4.4.20	0 RIST: Even interrupt status······ 74
	5.4.4.2	1 RPLS: Positioning counter (28 bits)74
	5.4.4.22	2 RSPD: Current speed monitor75
	5.4.4.23	3 RSDC: Ramping-down point auto calculated value register (24 bit)75
	5.4.4.24	4 RSYN: Synchronizing control register75
	5.4.4.2	5 RSYN 2: Synchronizing control register 77
	5.4.4.20	6 RMEC: communication monitoring error counter78
	5.4.4.27	7 RGNO: General-purpose register (32 bits) 78
	5.4.4.28	8 RGN1 ~ 3: General-purpose registers 1 ~ 3 (each 32 bits)
6. (Operatio	on Mode
6.1	Conti	nuous operation mode using command control79
6.2	Positi	oning operation mode······79
6.	.2.1 P	ositioning operation (specify incremental position)79
6.	.2.2 P	ositioning operation (specify an absolute position in COUNTER 1)······ 79
6.	.2.3 P	ositioning operation (specify absolute position in COUNTER 2)
6.	.2.4 C	command position 0 return operation 80
6.	.2.5 N	lechanical position 0 return operation 80
6.	.2.6 O	one pulse operation 80
6.	.2.7 T	imer operation ······ 81
6.3	Pulse	generator (PA, PB) input mode82
6.	.3.1 C	Continuous operation synchronized with PA and PB86
6.	.3.2 P	ositioning operations synchronized with PA and PB (specify incremental position) 86
6.	.3.3 P to	ositioning operation synchronized with PA and PB signals (specify the absolute position COUNTER 1)
6.	.3.4 P ir	ositioning operation synchronized with PA and PB signals (specify the absolute position n COUNTER 2)
6.	.3.5 C	command position zero return operation synchronized with PA and PB signals
6.	.3.6 N	lechanical position zero return operation synchronized with PA and PB signals
6.	.3.7 Ir	nterpolated operation synchronized with PA and PB signals

6.4 Origin position operation mode 88
6.4.1 Origin return operation89
6.4.1.1 Origin return operation 0 (RENV3.ORM = 0000b) ······
6.4.1.2 Origin return operation 1 (RENV3.ORM=0001b) ······
6.4.1.3 Origin return operation 2 (RENV3.ORM = 0010b) ······
6.4.1.4 Origin return operation 3 (RENV3.ORM = 0011b)
6.4.1.5 Origin return operation 4 (RENV3.ORM = 0100b) ······
6.4.1.6 Origin return operation 5 (RENV3.ORM = 0101b) ······
6.4.1.7 Origin return operation 6 (RENV3.ORM = 0110b)98
6.4.1.8 Origin return operation 7 (RENV3.ORM = 0111b)······
6.4.1.9 Origin return operation 8 (RENV3.ORM=1000b) ······
6.4.1.10 Origin return operation 9 (RENV3.ORM = 1001b) ······
6.4.1.11 Origin return operation 10 (RENV3.ORM = 1010b)······
6.4.1.12 Origin return operation 11 (REMV3/ORM = 1011b)······
6.4.1.13 Origin return operation 12 (RENV3.ORM = 1100b)······
6.4.2 Leaving from the origin position operations 102
6.4.3 Origin search operation 102
6.4.3.1 Origin return operation 0 (RENV3.ORM=0000b) ······
6.5 EL or SL operation mode 104
6.5.1 Feed until reaching an EL or SL position 104
6.5.2 Leaving from an EL or SL position
6.6 EZ count operation mode 105
6.7 Interpolation operation mode 106
6.7.1 Continuous linear interpolation operation 107
6.7.1.1 Continuous linear interpolation operation between 2 axes
6.7.1.2 Continuous linear interpolation operation (2 ~ 64 axes) among multiple axes 107
6.7.2 Linear interpolation operation 108
6.7.2.1 Linear interpolation between 2 axes 108
6.7.2.2 Linear interpolation among multiple axes (2 ~ 64 axes)
6.7.3 Circular interpolation operation 109
6.7.3.1 Ending point lead-in operation 110
6.7.4 Continuous operation of interpolation operation 115
7. Speed patterns 117
7.1 Speed patterns 117
7.2 Speed pattern settings 118
7.2.1 RMV (PRMV) : Positioning feed amount setting register (28 bits) 118
7.2.2 RFL (PRFL) : FL speed setting register (17 bits) 118
7.2.3 RFH (PRFH): FH speed setting register (17 bits) 119
7.2.4 RUR (PRUR): Acceleration rate setting register (16 bits) 119
7.2.5 RDR (PRDR): Deceleration rate setting register (16 bits)
7.2.6 RMG (PRMG): Speed magnification register (11 bits)

7.2.7 RDP (PRDP): Rampi	ng-down point setting register (24 bits)
7.2.8 RUS (PRUS): S-curv	e acceleration range register (16 bits)······ 122
7.2.9 RDS (PRDS): S-curv	e deceleration range setting register (16 bits) 122
7.2.10 RFA: FA speed settin	ng register (17bits) 123
7.3 FH correction ······	
7.4 Example of setting up an	acceleration/deceleration speed pattern 128
7.5 Changing speed patterns	while in operation
8. Description of the function	s 130
8.1 Reset	130
8.2 Position override	130
8.2.1 Target position over	ride 1 130
8.2.2 Target position over	ride 2 (PCS signal) 131
8.3 Output pulse control	132
8.3.1 Output pulse mode.	132
8.3.2 Control the output p	ulse width and operation complete timing133
8.4 Idling control	
8.5 Mechanical external inpu	t control ······ 135
8.5.1 +EL, −EL signal	135
8.5.2 SD signal ·····	135
8.5.3 ORG and EZ signals	
8.6 Motor driver I/F signal …	
8.6.1 INP signal (for servo	motor) 141
8.6.2 ERC signal (for serv	omotor) 142
8.6.3 CDWN signal (for sto	≱pper motor)······ 144
8.6.4 ALM signal ······	
8.7 External start and simult	aneous start······ 146
8.8 External stop / simultane	ous stop 148
8.9 Emergency stop	
8.10 Counter	
8.10.1 Counter type and in	out method 151
8.10.2 Counter clear	
8.10.3 Latch counter and c	ount condition 156
8.10.4 Stop the counter ····	
8.11 Comparator	
8.11.1 Comparator types a	nd functions ······ 158
8.11.2 Software limit (SL) f	Inction 161
8.11.3 Out of step detection	۱ function for stepper motors
8.11.4 IDX (synchronizing)	signal output function 163
8.11.5 Ring counter function	n
8.12 Backlash correction	
8.13 Vibration restriction fund	tion 166

8.14 Exc	itation sequence for stepper motors	167
8.15 Ger	neral-purpose I/O terminals (P0 ~ P7)······	169
8.16 Inte	rrupt output	170
8.17 Syn	chronizing function with other axes	176
8.17.1	Clock synchronizing function for motor control	176
8.17.2	Simultaneous stop function ······	179
8.17.3	Substitute input function for sensor signals	180
8.18 Uni	t ID control function ······	183
8.18.1	EEPROM control command ······	184
8.19 CPU	J connection function	185
8.19.1	Timing to read (when reading 4 bytes)	186
8.19.2	Timing to write (when writing 4 bytes)	186
8.20 ID c	code confirmation ·····	187
9. How t	o calculate communication cycle time	188
9.1 Cyc	lic communication ······	188
9.2 Tim	e required for one complete data communication	188
9.3 Tota	al cycle time including data communication	189
10. Electr	ical Characteristics	190
10.1 Abs	solute maximum ratings ·······	190
10.2 Rec	commended operating conditions	190
10.3 DC	characteristics ······	190
10.4 AC	characteristics ······	192
10.4.1	Reference clock ······	192
10.4.2	Reset timing	192
10.4.3	Serial I/F Access ·····	193
10.4.	3.1 Access from external CPU to G9103C ······	193
10.4.	3.2 Access from G9103C to EEPROM······	194
10.5 Ope	eration timing	195
11. Conne	ection example	198
11.1 G91	103C, line transceiver, and pulse transformer	198
11.2 Cor	nplete configuration	200
12. Recor	nmended environment ······	201
12.1 Cab	ble	201
12.2 Teri	minating resistor	201
12.3 Pul	se transformer	201
12.4 I/F -	-IC 2	201
12.5 Par	ts used in our experiments 2	201
12.6 Oth	er precautions ······	202
13. Softw	are example ·····	203
13.1 Env	rironment and precautions used for the descriptions	203
13.2 Cor	nmands used	203

13.3 Center LSI address map 204
13.4 Center LSI status 205
13.5 Center LSI Interrupt status 206
13.6 Center LSI command 207
13.6.1. Operation command ······ 207
13.6.2 Indirect access command 209
13.6.3 Register access command
13.7 Center LSI registers 211
13.7.1 Environmental register (RENV0) 211
13.7.2 Error count register (RERCNT) 211
13.7.3 Cycle time register (RSYCNT) ······ 211
13.7.4 Receiving address register (RDJADD) 212
13.7.5 Version information register (RVER) 212
13.8 Examples of control software 213
13.8.1 Start of the simplest cyclic communication 213
13.8.2 Communication with port data area 214
13.8.3 Data communication 215
13.8.3.1 Write register 215
13.8.3.2 Read registers 216
13.8.3.3 Starting operation mode ······ 217
14. External dimensions 218
15. Designing Precautions 219
15.1 Precautions for hardware design 219
15.2 Precautions for software design 219
15.3 Mechanical precautions 219
16. Handling Precautions 220
16.1 Design precautions 220
16.2 Precautions for transporting and storing LSIs 220
16.3 Precautions for mounting······ 220
16.4 Other precautions ······ 221
17. Difference from G9103B ······ 222
17.1 Added functions 222
17.1.1 Target of comparator 3 for comparison 222
17.1.2 ID code confirmation 222
17.1.3 Start command for next operation 222
17.1.4. Remaining start in linear interpolation operation and circular interpolation operation · 222
17.2 Improved functions 222
17.2.1 Improvement of timing to check error stop cause 222
17.2.2 Improvement of RSDC sign extension 222
17.2.3 Improvement of pre-register for comparator 3 223
17.2.4 Improvement of pre-register for continuous operation

17.2.5	Improvement of start command with feeding amount	223
17.2.6	Improvement of monitoring communication error	223
17.3 Cor	rected defects	223
17.3.1	Set error stop method to stop after decelerate in Linear interpolation and circular interpolation	223

1. Outline

This LSI is an axis motor control local LSI with interpolation function for the **Motionnet**[®] system. On receiving a command from the center LSI (G9001A), it can output high-speed pulses to drive stepper motors and servomotors.

Using a variety of speed patterns, including constant speed, linear acceleration/deceleration, and S-curve acceleration/deceleration, this LSI affords control of various actions including continuous feeding, positioning, origin return operations, linear interpolation, and circular interpolation. Using communications, the system allows you to check operation status and output interrupt request signals with various conditions. If all LSIs connected to the center LSI are the G9103Cs, the system can be constructed to control up to 64 axes while saving wiring.

This system for G9103C has high degree of compatibility with G9003, a conventional local LSI for single axis control without interpolation function. Therefore, G9103C can be mounted on a board for G9003 and operated by software for G9003. (There may be the case that software change is needed.)

2. Features

- Communications

Maximum communication rate is 20 Mbps.

The system can control up to 64 axes.

If a communication is disconnected, the G9103C can stop outputting command pulses and reset general-purpose output terminals.

- Power supply

Single power supply voltage: +3.3 V. G9103C can interface with TTL-ICs because input terminals are 5 V tolerant.

- Synchronizing of the clock for motor control

When G9103Cs are dispersed, quartz crystal oscillators are needed individually. In this case, the frequency error causes to make errors of the speed of each axis, and affects interpolation operation. G9103C has synchronizing circuit of the clock for motor control. Using this circuit, clock frequency for motor control is adjusted between more than one G9103C and operation is synchronized. You can confirm the amount of fine adjustment and also set the limit value of the fine adjustment.

- Interrupt request signal output An interrupt request signal can be output from the center LSI by various causes.
- Acceleration/Deceleration speed control

Linear acceleration/deceleration and S-curve acceleration/deceleration are available. Linear acceleration/deceleration can be inserted in the middle of an S-curve acceleration/deceleration curve. (S-curve range setting) The S-curve range setting can specify each acceleration and deceleration independently. Using this

S-curve range setting can specify each acceleration and deceleration independently. Using this S-curve range setting enables S-curve deceleration after linear acceleration and linear deceleration after S-curve acceleration.

- Speed override

Feed speed can be changed in the middle of any feed operation.

- Overriding target position 1) and 2)
 - Target position (feed amount) can be changed while a motor is operating in positioning mode. If the current position exceeds a newly entered position, the motor decelerates and stops (immediately stop when feeding at a constant speed), and then feed in the reverse direction for positioning.
 - 2) The motor starts operation like in the continuous mode and, when G9103C receives an external signal, it stops outputting after outputting a specified number of pulses.
- Pre-register function

The pre-register for operation data is built in (one layer). During operation, the center LSI can send a next operation data and G9103C can continue the next operation after the current operation completes. The comparator 3 also has a pre-register function.

- Multiple registers package communication

G9003 can write into or read from only one register in one communication. G9103C can write into or read from up to 21 registers in one communication. When multiple registers are written or read out, total communication time can be shorter.

- Broadcast communication function

Commands for start, stop, acceleration, and deceleration can be sent from a center LSI to G9103C of the specified groups $(1 \sim 7)$ or all groups simultaneously. The groups are specified by terminals or software.

- Unit ID control function

G9103C, a 32-bit register RGN0, can read default value from an external EEPROM to distinguish a kind of product (unit).

The 32 bits consist of company ID (upper 20 bits) and model ID (lower 12 bits). Company ID is controlled by NPM and model ID is controlled by customers.

- CPU connection function

G9103C has three 32-bit general-purpose registers (RGN1 ~ RGN3) that can be accessed from an external CPU through 4-line serial communication so that parameters for driver, such as gain adjustment, can be set through **Motionnet**[®] when G9103C is mounted in a motor driver.

- FH correction function (Triangle pattern drive elimination)

In the positioning mode, when number of command pulses is not enough to accelerate, this function automatically lowers the maximum speed (FH speed) and eliminates triangle driving.

- Simultaneous start function

Multiple axes can be started at the same time using broadcast communication or an external signal.

- Simultaneous stop function

Multiple axes can be stopped at the same time using broadcast communication or an external signal. Additionally, when other axis stops by errors, the G9103C can also stop its axis.

- Excitation sequence for stepper motors This LSI can output excitation sequences for 2-phase unipolar and 2-phase bipolar driving stepper motors.

- A variety of counter circuits

The following three counters are available separately for each axis.

Counter Intended use		Count Input
COUNTER 1	28-bit counter for control of a command position	Command pulses
COUNTER 2	28-bit counter for mechanical position control (It can be used as a general-purpose counter)	Command pulses EA and EB signals PA and PB signals
COUNTER 3	16-bit counter for controlling deviation between a command position and a machine's current position, or 16-bit general-purpose counter with synchronizing signal output function.	Command pulses EA and EB signals PA and PB signals 1/4096 division clock of 40 MHz Command pulses and EA and EB signals Command pulses and PA and PB signals EA, EB signals and PA, PB signals

All counters can be cleared by writing a command or by providing a CLR signal. The counter data can also be latched by writing a command, or by providing an LTC or ORG signal. All counters have a ring count function that repeats counting through a specified counting range. - Comparator

There are three comparator circuits. They can be used to compare target values and internal counter values.

The counter to compare can be selected from COUNTER 1, COUNTER 2 and COUNTER 3. Comparators 1 and 2 can also be used as software limits (+SL, -SL signal).

- Software limit function

You can set software limits using 2 comparator circuits.

When the mechanical position arrives in the software limit range, a motor stops immediately or decelerates and stops. Then, the machine can only be moved in the direction opposite to its previous travel.

- Backlash correction function

The G9103C has a backlash correction function.

Backlash correction corrects a feed amount each time the feed direction is changed.

- Synchronizing signal output function The G9103C can output pulse at the specified constant interval.
- Vibration restriction function

When you specify a control constant in advance, G9103C adds one pulse for reverse feed and one for forward feed just before a motor stops.

This function can decrease vibration that occurs when a stepper motor stops.

- Manual pulsar signal input function

By applying manual pulse signals (PA, PB), you can operate a motor directly.

The input signals can be 90 degree phase difference signals (1x, 2x, or 4x) or Two-pulse signals (count forward and backward pulse).

In addition to magnification above, the LSI contains an integral pulse multiplier that multiplies by $1x \sim 32x$ and a pulse divider $(1 \sim 2048) / 2048$.

Stop function by +EL or –EL signals and software limit setting is enabled. When the LSI stops outputting pulses by this function, the motor can feed only in the opposite direction.

- Stepper motor out-of-step detection function

This LSI has a deviation counter which can be operated by command pulses and encoder signals (EA, EB signal).

It can be used to detect out-of-step operations of stepper motor and to confirm a position by using a comparator.

- Output pulse mode

The way how to output pulses can be selected form the Common pulse mode, the Two-pulse mode, or the 90 degree phase pulse difference mode (4x). The output logic can also be selected. The relation between the direction of operation (+/–) and motor rotation (CW/CCW) can be changed easily.

- Current down control

In controlling stepper motors, the LSI can output current down signals automatically for reducing excitation current while operation is stopping. At the start, G9103C restores a changed current value to the original and begins to rotate the shaft after a specified time has elapsed. The G9103C can make current value in the condition of the current down after the operation has stopped and a specified time has elapsed.

- Idling pulse output function

The G9103C can output a specified number of pulses at the initial speed (FL speed) before a high-speed start acceleration operation.

Even if value near to the maximum speed is set during acceleration, this function is effective in preventing out-of-step operation for stepper motors.

- Operation mode

The basic operations of this LSI consist of continuous, positioning, origin return and interpolation operation.

By setting the optional operation mode bits, you can use a variety of operations.

<Examples of operation modes>

- 1) Start and stop of current operation by command.
- 2) Continuous operation, positioning operation, linear interpolation and circular interpolation operation using PA or PB signal).
- 3) Origin return operation.
- 4) Positioning operation using commands.
- 5) Hardware start of positioning operation using STA signal.
- 6) Specified amount feed after PCS signal turning ON. (Override 2 for target position)
- 7) Linear interpolation by multiple G9103Cs.
- 8) Circular interpolation by two G9103Cs.

- Variety of origin return sequences

- 1) The axis feeds at constant speed and stops when the ORG signal is turned ON
- 2) The axis feeds at constant speed and stops when a specified number of EZ signals are received after the ORG signal is turned ON.
- 3) The axis feeds at constant speed, reverses when the ORG signal is turned ON, and stops when a specified number of EZ signals are received.
- 4) The axis feeds at constant speed and stops when the +EL or –EL signal is turned ON. (Normal stop)
- 5) The axis feeds at constant speed, reverses when the +EL or –EL signal is turned ON, and stops when a specified number of EZ signals are received.
- 6) The axis feeds at high speed, decelerates when the SD signal is turned ON, and stops when the ORG signal is turned ON.
- 7) The axis feeds at high speed, decelerates when the ORG signal is turned ON, and stops when a specified number of EZ signals are received.
- 8) The axis feeds at high speed, decelerates and stops after the ORG signal is turned ON. Then, it reverses feeds and stops when a specified number of EZ signals are received.
- 9) The axis feeds at high speed, decelerates and stops by memorizing the position when the ORG signal is turned ON, and stops at the memorized position.
- 10) The axis feeds at high speed, decelerates to the position stored in memory when a specified number of EZ signals are received after the ORG signal is turned ON. Then, it returns to the memorized position if an overrun occurs.
- 11) The axis feeds at high speed, reverses after a deceleration stop triggered by the +EL or –EL signal, and stops when a specified number of EZ signals are received.

- Mechanical input signals (+EL, -EL, SD, ORG)

- The following four signals can be input.
- 1) +EL: When this signal is turned ON while the axis is feeding in the positive direction, the axis stops immediately, or decelerates and stops. When this signal is already ON at the start, no further movement occurs on the axis in the positive direction. (Reverse operation can available.)
- 2) -EL: This signal's function is the same as a +EL signal except that it works in the negative direction.
- 3) SD: This signal can be used as a deceleration signal or a deceleration stop signal, according to software setting. When deceleration is set, and when this signal is turned ON during a high speed feed operation, the motor will decelerate to the FL speed. If this signal is ON and movement on the axis is started, the motor will operate at the FL constant speed. When deceleration stop is set, and when this signal is turned ON during a high speed feed operation, the motor will decelerate to the FL speed at the signal is already ON at the start, no further movement occurs.
- 4) ORG: Input signal for an origin return operation.

For safety, make sure the +EL and -EL signals stay on from each EL position until the end of each stroke. The input logic for +EL and -EL signals can be changed using the ELL terminal. The input logic of SD and ORG signals can be changed using software. - Servomotor I/F (INP, ERC, ALM)

The following three signals can be connected.

- 1) INP: Inputs positioning complete signal that is output by a servomotor driver.
- 2) ERC: Outputs deviation counter clear signal that is input to a servomotor driver.
- 3) ALM: Regardless of the direction of operation, when this signal is ON, the motor stops immediately or decelerates and stops. When this signal is ON, no movement can occur on the axis.

The input logic of the INP, ERC, and ALM signals can be changed using software setting The ERC signal is a pulsed output. The pulse length can be set. (12 μ s ~ 102 ms, a level output is also available.)

- Emergency stop signal (EMG)

When this signal is turned ON, a motor stops immediately. While this signal is already ON at the start, no movement is allowed.

3. Specifications

3.1 Basic specifications

Item	Description
General-purpose input/output	General-purpose input/output terminals (8 terminals)
	Individual terminal can be set as input or output.
Communication data length	1 ~ 64 words / frame (one word = 16 bits)
Data buffer length	64 words
	When using three-word communication (written into one register)
Data communication time	19.3 µs
	63-word communication (written to 21 registers together) 91.3 µs
Communication control quotom	I/O communication: Cyclic communication control system
Communication control system	Data communication: Transient communication control system.
Attribute value	"0000 0000 0010 0011 1000 0001 ggg0 1111" (ggg = Group No.)
Package type	80 pins QFP (Mold section: 12 x 12 x 1.4 mm) same as G9003
Weight	0.50 g Note 1
Power supply	3.0 V ~ 3.6 V
Storage temperature range	−40 ~ +125 °C
Operating temperature range	−40 ~ +85 °C

Note 1: Individual variability may be observed.

3.2 Communication system specifications

Item	Description
Reference clock Note 1	40 MHz or 80 MHz
Communication rate Note 2	2.5 M, 5 M, 10 M, or 20 Mbps
Communication codes	NRZ code
Communication protocol	NPM original
Communication method	Half-duplex communication
Communication I/F Note 3	RS-485 or pulse transformer
Connection method	Multi-drop connection
Number of local LSIs	64 devices max.

Note 1: When to transfer data with 20 Mbps speed, and if the duty ratio of CLK signal can be maintained to ideal condition (50%), G9103C can be operated by 40 MHz CLK signals.

The ideal condition is that each G9103C is connected to one oscillator closely.

(Actually, even this good condition cannot establish 50% duty ratio. However, a duty ratio proximate to the ideal one will be established.

Even if the ideal duty is broken a little, when signal lines are shorter and/or the number of local LSIs is small, this system can operate without any troubles.

(For details, see "4.4.1 CLK [74]".)

When signal lines are longer and/or many local LSIs are connected and it is difficult to warrant an ideal clock duty, you should input 80 MHz CLK signals.

Which clock rate you use is selected by setting CKSL terminal. In either clock rate, the maximum communication rate is 20 Mbps.

- Note 2: The communication speed is selected by the SPD0 and SPD1 terminals. It is not necessary to change a clock rate (CKSL terminal) even if changing communication speed.
- Note 3: NPM recommends a system using a pulse transformer.

3.3 Specifications for the axis control section

Item	Description
Positioning control range	-134,217,728 ~ +134,217,727 (28 bits)
Ramping-down point setting range	0 ~ 16,777,215 (24 bits)
Number of registers used for setting speeds	Three for each axis (FL, FH, and FA (correction speed))
Speed setting step range	1 ~ 100,000 (17 bits) Note1
Speed magnification	Multiply by 0.1 ~ 66.6
range	Multiply by $0.1 = 0.1 \sim 10,000.0 \text{ pps}$
	Multiply by $1 = 1 \sim 100,000$ pps
	Multiply by $50 = 50 \sim 5,000,000 \text{ pps}$
Acceleration	Selectable acceleration/deceleration pattern for both increasing and
/deceleration	decreasing speed separately, using Linear and S-curve
characteristics	
Acceleration rate setting	$1 \sim 65,535$ (16 bits)
range	Ex: Acceleration time (from 1 pps ~ 100,000 pps) :
	Approximate 80 ms when "1" is set.
Developer	Approximate 2,621 s when "65,535" is set.
range	1 ~ 65,535 (16 bits)
Ramping-down point	Automatic setting within the range of (deceleration time) < (acceleration time
automatic setting	x 2)
FH correction function	If the feed amount is too small, the LSI has to start decelerating before it has
(Eliminates triangle	completed the acceleration, and this will create a triangular shaped speed
pattern driving)	pattern. In order to eliminate this triangular speed pattern, this function
	automatically reduces operation speed (FH speed) so that the triangle
	speed pattern will be avoided.
Manual operation input	Input by a manual pulse generator
Counters	COUNTER 1: Command position counter (28 bits)
	COUNTER 2: Mechanical position counter (28 bits)
	COUNTER 3: General-purpose deviation counter (16 bits)
Comparators	28 bits x 3 circuits

Note 1: Values above 100,000 cannot be entered. Even if a value over 100,000 is entered, the register value will be 100,000.

4. Hardware description

4.1 A list of terminals

No.	Signal name	I/O	Logic	Description
1	VDD	-	-	+3.3 V
2	DN0/DNSI	lυ	Negative	Device number setting bit 0 / Serial input of device number
3	DN1	lυ	Negative	Device number setting bit 1
4	DN2	lυ	Negative	Device number setting bit 2
5	DN3/ROMC	Βυ	Negative	Device number setting bit 3 / Clock output for EEPROM connection
6	DN4/ROMO	Bυ	Negative	Device number setting bit 4 / Data output for EEPROM connection
7	DN5/ROMI	lυ	Negative	Device number setting bit 5 / Data input for EEPROM connection
8	VDD	-	-	+3.3 V
9	GRP0	lυ	Negative	Group number setting bit 0 (VDD on the G9003)
10	GRP1	lυ	Negative	Group number setting bit 1 (VDD on the G9003)
11	GRP2	lυ	Negative	Group number setting bit 2 (VDD on the G9003)
12	ROME	ΙD	Positive	H: EEPROM connection mode (GND on the G9003)
13	DNSO/ROMS	0	Negative	Serial output of next LSI device number / Chip select output for EEPROM connection
14	DNSM	lυ	-	L : Device number automatic setting mode
15	SOEI	ID	Positive	Enable serial output (input terminal for multi-layer connection)
16	SOEL	0	Negative	Enable serial output (Negative logic output terminal)
17	SOEH	0	Positive	Enable serial output (Positive logic output terminal)
18	SO	0	Positive	Serial output
19	GND	-	-	GND
20	SI	I	Positive	Serial input (Schmitt trigger)
21	GND	-	-	GND
22	VDD	-	-	+3.3 V
23	VDD	-	-	+3.3 V
24	EA	lυ	-	Encoder phase A signal
25	EB	lυ	-	Encode phase B signal
26	EZ	lυ	Negative#	Encoder phase Z signal
27	PA	lυ	-	Manual pulse generator phase A signal
28	PB	lυ	-	Manual pulse generator phase B signal
29	GND	-	-	GND
30	ERC/CDWN	0	Negative#	Request to clear a deviation counter in a driver /current-down
31	OUT	0	Negative#	Pulse train output
32	DIR	0	-	Operation direction output
33	VDD	-	-	+3.3 V
34	CP1	0	Negative	Comparator 1 output
35	CP2	0	Negative	Comparator 2 output
36	CP3	0	Negative	Comparator 3 output
37	PCS	lυ	Negative#	Start positioning control
38	LTC	lυ	Negative#	Counter value latch signal
39	CLR	lυ	Negative#	Counter clear signal
40	INP	lυ	Negative#	In-position (Positioning complete)
41	GND	-	-	GND
42	EMG	lυ	Negative	Emergency stop
43	+EL	lυ	Negative%	(+) end limit

No.	Signal name	I/O	Logic	Description					
44	-EL	lυ	Negative%	(−) end limit					
45	SD	lυ	Negative#	Deceleration (Deceleration stop) signal					
46	ORG	lυ	Negative#	Origin position signal					
47	ALM	lυ	Negative#	Alarm signal (Stop request)					
48	VDD	-	-	+3.3 V					
49	STA	Βυ	Negative	External start, simultaneous start					
50	STP	Βυ	Negative	External stop, simultaneous stop					
51	P0	Bυ	-	General-purpose I/O terminal 0					
52	GND	-	-	GND					
53	P1	Bυ	-	General-purpose I/O terminal 1					
54	P2	Βυ	-	General-purpose I/O terminal 2					
55	P3	Bυ	-	General-purpose I/O terminal 3					
56	P4/SIFC	Βυ	-	General-purpose I/O terminal 4 / Serial clock input for CPU connection					
57	P5/SIFS	Βυ	-	General-purpose I/O terminal 5 / Slave selection input for CPU connection					
58	P6/SIFI	Βυ	-	General-purpose I/O terminal 6 / Data input at slave side for CPU connection					
59	P7/SIFO	Βυ	-	General-purpose I/O terminal 7 / Data output at slave side for CPU connection					
60	VDD	-	-	+3.3 V					
61	BSY/PH1	0	Negative/ Positive	Output operating signal / Excitation sequence output phase					
62	FUP/PH2	0	Negative/ Positive	Output accelerating signal / Excitation sequence output phase 2					
63	FDW/PH3	0	Negative/ Positive	Output decelerating signal /Excitation sequence output phase 3					
64	MVC/PH4	0	Negative/ Positive	Output constant speed operating /Excitation sequence output phase 4					
65	ELL	lυ	-	+EL and –EL input logic setting					
66	GND	-	-	GND					
67	MSEL	0	Negative	Goes L level for a certain interval while this LSI is sending/receiving data.					
68	MRER	0	Negative	Goes L level for a certain interval when an abnormal communication has been received.					
69	TOUT	0	Negative	Watchdog timer output					
70	BRK	ID	Positive	Break signal					
71	TUD	lυ	-	Select operation method for outputting watchdog timer signal					
72	TMD	lυ	-	Watchdog timer setting					
73	VDD	-	-	+3.3 V					
74	CLK		-	Reference clock (Schmitt trigger)					
75	GND	-	-	GND					
76	CKSL	lυ	-	Clock rate selection					
77	SPD0	lυ	-	Communication rate setting 0					
78	SPD1	lυ	-	Communication rate setting 1					
79	GND	-	-	GND					
80	RST	lυ	Negative	Reset					

- Note 1: In the I/O column, "I", "O" and "B" express input, output and both direction, respectively.
- Note 2: All signal terminals except "VDD and "GND" have TTL level interface and can be connected to 3.3 V-CMOS, TTL, and LVTTL devices. However, even if the output terminals are pulled up to 5 V, more than 3.3 V is not realized.
- Note 3: 5 V interface inputs are not equipped with an over voltage prevention diode for the 3.3 V lines. If over voltage may be applied due to a reflection, ringing, or to inductive noise, we recommend inserting a diode to protect against over voltage.
- Note 4: "Iu" and "Bu" in the table indicate terminals with a pull up resistor to prevent floating. "Ib" indicates terminals with a pull down resistor to prevent floating. Input terminal and bidirectional terminals that are not used and which have an internal pull up or pull down resistor can be left open. However, we recommend pulling these unused terminals up to 3.3 V (5k ~ 10k ohm) externally or pulling down to GND. Input terminals can be connected to 3.3 V or GND without an external resistor. However, terminals for both directions should be connected using a resistor.
- Note 5: Leave unused output terminals open.
- Note 6: Positive" means positive logic and "Negative" means negative logic. In addition, "#" means that the terminal's logic can be changed by software. "%" means that the terminal's logic can be changed by terminal setting. The logic shown in the table is a default condition. DIR terminal logic shown is when it is used in Two-pulse mode.



Note: As you can see in the figure above, pin number 1 is at the left lower of the LSI model name marked on the LSI.



4.4 Functions of terminals

The number in the parentheses [] is the terminal number.

4.4.1 CLK [74]

This is an input terminal of the reference clock. Input specification is Schmitt trigger. For details, see "10.3 DC characteristics". By setting CKSL terminal, either of the following clock rate signals can be connected.

CKSL = L level:Please connect 40 MHz with CLK terminal.CKSL = H level:Please connect 80 MHz with CLK terminal.

By selecting either of these clock rates, serial communication rate does not change.

A reason to select high clock rate is to improve communication quality.

For a small-scale serial communication and communication rate below 10 Mbps, use of the center LSI with 40 MHz does not give any restriction.

However, a 20 Mbps communication rate and a longer communication line or a large number of connected local LSIs may deteriorate communication quality due to collapse of signals in communication line. This deterioration of communication gravity can be corrected incide the LSI if the deterioration is in a contain large

deterioration of communication quality can be corrected inside the LSI if the deterioration is in a certain level. However, in order to improve correction precision, evenness of the duty ration of CLK signal is required.

If duty ratio is close to ideal (50%), the capacity to correct collapse of signals in the communication lines can be improved. On the contrary, if duty is not ideal, the LSI cannot cope with collapses of communication line. As a result, if a duty ratio is close to ideal, the LSI can be used with 40 MHz. When connecting more than one LSI to one crystal oscillator, the duty ratio may not be ideal. In this case, use 80 MHz. This LSI divides a clock rate inside and creates 40 MHz frequency.

If you do not use 80 MHz clock rate, you can prepare a separate 40 MHz crystal oscillator for each G9103C. We recommend that 3.3 V signal is input because duty rate may get worse due to threshold voltage, even though 5 V signal can be input.

4.4.2 RST [80]

This is an input terminal for a reset signal.

While RST = L level, the internal circuit of G9103C is reset.

During reset, input longer than 10 clock cycles of CLK signal.

When CKSL=H level, please input longer than 20 clock cycles of CLK signal.

After the power is turned on, reset signals should be input before G9103C is used.

This terminal has a built-in pull up resistor to prevent floating.

4.4.3 CKSL [76]

This is used to select clock rate.

CKSL = L level: Connect 40 MHz clock rate to CLK terminal.

CKSL = H level: Connect 80 MHz clock rate to CLK terminal.

Select 80 MHz CLK signal when a duty ratio of 40 MHz clock collapses a lot. This terminal has a built-in pull up resistors to prevent floating. When using H level, please pull up to VDD (5k ~ 10k ohm) or connect directly to improve noise resistance.

4.4.4 ROME [12]

H level signal is input to this terminal when serial EEPROM with unit ID is connected. On the G9003, the terminal with this pin number is GND terminal. For details, see "8.18 Unit ID control function". Though this terminal has a built-in pull up resistor to prevent floating, when using H level, pull up to VDD (5K ~ 10K ohm) or connect directly to improve noise resistance.

4.4.5 DN0 / DNSI [2], DN1 [3], DN2 [4], DN3 / ROMC [5], DN4 / ROMO [6], DN5 / ROMI [7]

Input terminals to set device number.

Since these terminals use negative logic, setting all the terminals to L level calls up device number "3Fh." There are two methods for entering a device number. Select input method using DNSM terminal. DN3 ~ DN5 are also used as terminals for EEPROM connection. For details, see "8.18 Unit ID control function". When using H level, pull up to VDD (5k ~ 10k ohm) or connect directly to improve noise resistance.

4.4.6 DNSM [14]

This terminal is to select input method of device numbers.

1) When DNSM = H level

Specify an address from 00h ~ 3Fh using DN0 ~ DN5 terminals.

2) When DNSM = L level

When DNSO signal that is output by another local device is input to DN0 / DNSI terminal on this LSI, this LSI has a device number equal to another LSI's device number +1.

DN1 ~ DN5 terminals should be pulled up or pulled down.

DN0 / DNSI terminal is input serialized device number value repeatedly.

When same values are input twice in a row, this value is recognized as a correct device number.

This terminal has a built-in pull up resistor to prevent floating.

When using H level, pull up to VDD (5k ~ 10k ohm) or connect directly to improve noise resistance.

4.4.7 DNSO / ROMS [13]

This terminal outputs a numeric equivalent this LSI's device number + 1 to the next LSI and the LSI outputs the numeric equivalent to the device number +1 to the next LSI continuously in order.

Connect this output to another local LSI's DN0 / DNSI terminal, so that another LSI can get a continuous device number. Please set DNSM terminal of other local LSI to L level.

The next device number after "3Fh" (DN5 ~ DN0 = "LLLLLL") is "00h."

If you set consecutive device number by DNSO terminal, it needs at least 50 µs to determine a next device number.

When ROME terminal is H level, it is used as the terminals for EEPROM connection. Therefore, when serial setting of multiple local LSIs' device numbers, please make G9103C connected with EEPROM the last LSI of the communication line.

4.4.8 GRP0 ~ GRP2 [9 ~ 11]

This terminal is to specify a group number used for broadcast communication.

Because of negative logic input, "7" is set as a group number when all terminals are set to L level. A group number can be changed by software (RENV2.GN).

This terminal has a built-in pull up resistor to prevent floating

When using H level, pull up to VDD (5k ~ 10k ohm) or connect directly to improve noise resistance.

4.4.9 SPD0 [77], SPD1 [78]

These terminals are to set a communication rate.

All communication rates of the LSIs on the same communication line must be set to be same.

This terminal has a built-in pull up resistor to prevent floating.

When using H level, pull up to VDD (5k ~ 10k ohm) or connect directly to improve noise resistance when this terminal is set to H level.

SPD1	SPD0	Communication rate
L	L	2.5 Mbps
L	Н	5 Mbps
Н	L	10 Mbps
Н	Н	20 Mbps

4.4.10 TUD [71]

A watchdog timer is included on the LSI to assist in control of communication status. (For details, see "4.4.11 TMD [72]".)

When a data transmission interval from a center LSI to this LSI exceeds a set time, the watchdog timer times out.

This terminal is used to set output conditions when the watchdog timer times out.

When TUD = H level: The LSI keeps its current status.

When TUD = L level: The LSI resets output of a general-purpose I/O terminal and stops immediately pulse output (stop operation).

This terminal has a built-in pull up resistor to prevent floating and can be open when it is not used. Pull up to VDD (5k ~ 10K ohm) to improve noise resistance.

4.4.11 TMD [72]

Specify operation time for the watchdog timer.

The watchdog timer is used to monitor communication status.

When the interval of data sent from the center LSI is longer than the specified interval, the watchdog timer times out

The timer starts its count at the end of receiving the last data packet from the center LSI.

The reason for time out is problems such as disconnection of communication line or stop of communication by a center LSI.

The setting time used by the watchdog timer varies with communication rate selected.

TMD terminal		Watchdog	timer setting	
TMD terminal	20 Mbps	10 Mbps	5 Mbps	2.5 Mbps
L	5 ms	10 ms	20 ms	40 ms
Н	20 ms	40 ms	80 ms	160 ms

This terminal has a built-in pull up resistor to prevent floating and can be open when it is not used. Pull up to VDD (5k ~ 10k ohm) to improve noise resistance.

4.4.12 TOUT [69]

When the watchdog timer has timed out, this terminal goes L level.

4.4.13 SO [18]

Serial output signal for communication. (Positive logic, three-state output)

4.4.14 SOEH [17], SOEL [16]

Output enable signal for communication.

The difference between SOEH signal and SOEL signal is that the logic is reverse. When sending, SOEH = H level and SOEL = L level.

4.4.15 SOEI [15]

When using more than one G9103C for multi-layer connection, connect it with SOEH signal from other local LSIs to this terminal.

By logical "OR" operation with the output enable, the LSI outputs to SOEH and SOEL terminals. Make the number of LSIs less than 4 because that OR processing time of each LSI is accumulated. This terminal has a built-in pull up resistor to prevent floating and can be open when it is not used. Pull up to VDD (5k ~ 10k ohm) to improve noise resistance.

4.4.16 SI [20]

Serial input signal for communication. (Positive logic) Input specification is Schmitt trigger. For details, see "10.3 DC characteristics".

4.4.17 MRER [68]

This terminal is monitor output to check communication quality.

When the G9103C receives error frames such as CRC errors, this terminal goes L level for exactly 3.2 μ s. By timing this interval using a counter, you can check quality of communication.

When it is used as LED display, you can change L level time to approximate 100 ms using software setting (RENV2.EXER).

4.4.18 MSEL [67]

Communication status monitor output.

When the G9103C receives a communication frame normally (MRER = H level), this terminal goes L level for exactly 3.2 μ s. The longest time of this signal cycle is cycle time.

4.4.19 BRK [70]

By providing an H level pulse, the G9103C waits for a break frame.

When the G9103C receives a request for sending a break frame from the center LSI, it immediately sends a break frame.

The length of a break frame is 60 bits.

BRK signal pulse needs at least 3.2 µs long. (Positive logic)

This terminal has a built-in pull up resistor to prevent floating and can be open when it is not used. Pull up to VDD ($5k \sim 10k$ ohm) to improve noise resistance.

4.4.20 P0 [51], P1~P3 [53~55], P4/SIFC [56], P5/SIFS [57], P6/SIFI [58], P7/SIFO [59]

Using software, these terminals can be general-purpose input or output terminals (RENV2.P0M ~ P7M). These terminals have built-in pull up resistors to prevent floating. These terminals can be left open when they are not used. Pull them up (5k ~ 10k ohm) to improve noise resistance.

Using software, P4 ~ P7 can be used as serial communication terminals to connect to the CPU. For details, see "8.19 CPU connection function".

4.4.21 STA [49], STP [50]

If you want to start multiple LSIs simultaneously, connect STA terminal of each LSI together. If you want to stop multiple LSIs simultaneously when an error occurs, connect STP terminal of each LSI together.

These terminals have built in pull up resistors to prevent floating. These terminals can be left open when they are not used. Pull them up ($5k \sim 10k$ ohm) to improve noise resistance. These terminals can be used to start or stop operation by an external signal.

It can be enabled using software setting (RMD.MSY, RMD.MSPE).

4.4.22 EMG [42]

Input an emergency stop signal. (Level detection)

Because the signal is a high priority stop one, the final pulse width may not be normal.

While this terminal is L level, the G9103C prohibits operation. If this terminal goes L level while the motor is operating, the motor will stop immediately.

This terminal has a built-in pull up resistor to prevent floating and it can be left open when it is not used. Pull it up ($5k \sim 10 \text{ k ohm}$), or connect it to VDD directly to improve noise resistance.

4.4.23 ELL [65]

This terminal is to set input logic of +EL and -EL signals. When this terminal is L level, the respective signal is set for positive logic input.

This terminal has a built-in pull up resistor to prevent floating and can be open when it is not used. Pull it up ($5k \sim 10 \text{ k ohm}$), or connect it to VDD directly to improve noise resistance.

<u>4.4.24 +EL [43], -EL [44]</u>

Input EL signal (+EL signal in + direction operation and –EL signal in – direction operation). (Level detection) Their input logic can be changed using the ELL terminals.

When the EL signal (in feed direction) turns ON, the motor stops immediately, or decelerates and stops. (Level detection)

These terminals have built in pull up resistors to prevent floating. When not used, they can be left open. For improving noise resistance, pull it up (5k ~ 10 k ohm), or connect it to VDD directly with ELL terminal.

4.4.25 SD [45]

This terminal is to input a deceleration signal (deceleration and stop signal). (Level detection) Software can be used to change input logic of this terminal (RENV1.SDL). This terminal has a latch function. This terminal has a built in pull up resistor to prevent floating and when it is not used, it can be left open. Pull it up (5k ~ 10 k ohm), or connect it to VDD directly to improve noise resistance.

4.4.26 ORG [46]

Input an origin return signal. (Edge detection)

Software can be used to change the input logic of this terminal (RENV1.ORGL).

This is used in origin return operation. Change from OFF to ON is detected as the origin. (Edge detection) This terminal has a built-in pull up resistor to prevent floating and it can be left open when this terminal is not used.

Pull it up (5k ~ 10 k ohm) or connect it to VDD directly to improve noise resistance.

4.4.27 ALM [47]

Input an alarm signal. (Level detection)

Software can be used to change input logic of this terminal (RENV1.ALML).

When this signal turns ON, a motor stops immediately, or decelerates and stops.

This terminal has a built-in pull up resistor to prevent floating and it can be left open when this terminal is not used.

Pull it up (5k ~ 10 k ohm) or connect it to VDD directly to improve noise resistance.

4.4.28 OUT [31], DIR [32]

While the G9103C is in the common pulse mode, it sends feed pulses from OUT terminal, and supplies direction signals from DIR terminal.

While the G9103C is in Two-pulse mode, it outputs positive direction feed pulses from OUT terminal, and negative direction feed pulses from DIR terminal.

4.4.29 PA [27], PB [28]

These terminals are used to operate a motor by external pulses, such as a manual pulse generator. 90 degree phase difference signals or Two-pulse signal (count forward pulse and backward pulse) can be input to these terminals. In the case of 90 degree phase difference signals, multiplication by 1, 2 or 4 can be selected.

These terminals have built-in pull up resistors to prevent floating and can be left open when these terminals are not used.

Pull it up (5k ~ 10 k ohm) or connect it to VDD directly to improve noise resistance.

4.4.30 EA [24], EB [25], EZ [26]

These terminals are used to control current position using an encoder.

90 degree phase difference signals or Two-pulse (count forward pulse and backward pulse) can be input on these terminals. In the case of 90 degree phase difference signals, multiplication by 1, 2 or 4 can be selected.

EZ input is used for origin return operations. Input logic can be changed by software setting (RENV2.EZL). These terminals have built-in pull up resistors to prevent floating and can be left open when these terminals are not used,

Pull it up (5k ~ 10 k ohm) or connect it to VDD directly to improve noise resistance.

4.4.31 PCS [37]

The G9103C can start positioning control when the signal is input to this terminal (Override 2 of the target position).

Input logic can be changed by software setting (RENV1.PCSL).

This terminal has a built in pull up resistor to prevent floating and it can be left open when it is not used. Pull it up ($5k \sim 10 \text{ k ohm}$) or connect it to VDD directly to improve noise resistance.

4.4.32 INP [40]

Input in-position (positioning complete) signal from a servo driver.

Positioning complete is delayed until this signal is input.

Input logic can be changed by software setting (RENV1.INPL).

This terminal has a built in pull up resistor to prevent floating and it can be left open when it is not used. Pull it up ($5k \sim 10 \text{ k ohm}$) or connect it to VDD directly to improve noise resistance.

4.4.33 CLR [39]

Clear the counter specified by RENV3.CU1C ~ CU3C bits among COUNTER 1 ~ COUNTER 3, using inputting a signal.

Input logic can be changed by software setting (RENV1.CLR).

This terminal has a built in pull up resistor to prevent floating and it can be left open when it is not used. Pull it up ($5k \sim 10 \text{ k}$ ohm) or connect it to VDD directly to improve noise resistance.

4.4.34 LTC [38]

Latch the values of all counters (COUNTER 1 ~ COUNTER 3) to RLTC1 ~ RLTC3 registers using inputting a signal. Counters can be clear by setting RENV4.CU1L ~ CU3L bits just after latching. Input logic can be changed by software setting (RENV1.LTCL).

This terminal has a built in pull up resistor to prevent floating and it can be left open when it is not used. Pull it up ($5k \sim 10 \text{ k ohm}$) or connect it to VDD directly to improve noise resistance.

4.4.35 ERC / CDWN [30]

Output a one-shot pulse to clear a deviation counter for a servo driver.

This terminal is also to be an output terminal (RENV1.CDWN) of a current down signal at the control of stepper motor.

Output logic and pulse length can be set using software (RENV1.ERCL, RENV1.EPW). If this terminal is not used, leave it open.

4.4.36 BSY / PH1 [61]

This terminal doubles as BSY and PH1 output. The functions are selected by RMD register (RMD.MPH). When BSY is selected (RMD.MPH = 0), the G9103C outputs L level from this terminal while a motor is operating.

When PH1 is selected (RMD.MPH = 1), the G9103C outputs excitation sequence for a 2-phase stepper motor.

If this terminal is not used, leave it open.

4.4.37 FUP / PH2 [62]

This terminal doubles as FUP and PH2 output. The functions are selected by RMD register (RMD.MPH). When FUP is selected (RMD.MPH = 0), the G9103C outputs an L level signal from this terminal while a motor is accelerating.

When PH2 is selected (RMD.MPH = 1), the G9103C outputs an excitation sequence for a 2-phase stepper motor.

If this terminal is not used, leave it open.

4.4.38 FDW / PH3 [63]

This terminal doubles as FDW and PH3 output. The functions are selected by RMD register (RMD.MPH). When FDW is selected (RMD.MPH = 0), the G9103C outputs an L level signal from this terminal while the motor is decelerating.

When PH3 is selected (RMD.MPH = 1), the G9103C outputs an excitation sequence for a 2-phase stepper motor.

If this terminal is not used, leave it open.

4.4.39 MVC / PH4 [64]

This terminal doubles as MVC and PH4 output. The functions are selected by RMD register (RMD.MPH). When MVC is selected (RMD.MPH = 0), the G9103C outputs an L level signal from this terminal while the motor is operating at a constant speed.

When PH4 is selected (RMD.MPH = 1), the G9103C outputs an excitation sequence for a 2-phase stepper motor.

If this terminal is not used, leave it open.

4.4.40 CP1 [34]

When the conditions for Comparator 1 are met, the G9103C outputs an L level signal from this terminal. If this terminal is not used, leave it open.

4.4.41 CP2 [35]

When the conditions for Comparator 2 are met, the G9103C outputs an L level signal from this terminal. If this terminal is not used, leave it open.

4.4.42 CP3 [36]

When the conditions for Comparator 3 are met, the G9103C outputs an L level signal from this terminal. If this terminal is not used, leave it open.

4.4.43 VDD, GND

Input terminal for power supply. Input 3.0 V ~ 3.6 V to the VDD. Please make sure to use all VDD and GND terminals.

5. Description of software

5.1 Outline of control

5.1.1 Communication control

- The center LSI controls all communication.
- One set of communication consists of a request from the center LSI to the local LSIs (request frame), and a response from the local LSIs back to the center LSI (response frame).
- The response from the local LSIs may include I/O information and data.
- The G9103C is a local LSI for data control.

5.1.2 Communication type



G9103C controls I/O communication, data communication, system communication, broadcast communication, and break communication.

5.1.2.1 I/O communication (Cyclic communication)

I/O communication is to send and receive port and status information of a local LSI.

I/O communication starts with the local LSI that has the smallest device number and proceeds through all the local LSIs that are present. When the communication with the LSI that has the biggest device number is complete, the center LSI starts again to communicate with the local LSI that has the smallest device number. Therefore, it is also called "cyclic communication".

By writing an I/O communication start command to the center LSI, the center LSI communicates only with devices whose "device in use" bit in "device information" area is set to 1.

This communication continues until a cyclic communication stop command is written.

This G9103C checks status and inputs and outputs information of general-purpose I/O terminals using cyclic communications.

5.1.2.2 Data communication

In data communication, the center LSI communicates with other data control local LSIs, such as the G9103C, etc.

Normally, the center LSI forwards I/O information in cyclic communications. A data communication command from a CPU allows you to perform data communications by interrupting cyclic communications. After writing data to the data transmission FIFO of the center LSI, write a send data command. The center LSI will interrupt by data communication when the current cyclic communication is complete.

After a local LSI has received data, it will ignore any further data received until it has read out all of the data received, and it will not send any response to the center LSI. The center LSI recognizes that no response error has occurred. In this case, it retries data communication (maximum three times).

5.1.2.3 System communication

With system communication, the center LSI automatically confirms connection status, device type, and I/O port settings of each local LSI automatically.

By starting system communication, the center LSI performs polling communication to all of the local LSIs (device number $0 \sim 63$) one by one, and refreshes "device information" area according to the response from the local LSIs.

5.1.2.4 Broadcast communication

The center LSI sends information to multiple local LSIs for data control simultaneously. Broadcast communication frame consists of group number and broadcast commands. Only local LSIs for data control that are specified by group numbers (ggg n the below table) f communication frame perform a broadcast command received. When a group number in communication frame is 000b, all groups are objects of the command.

oudoust communus that c	(ggg – group number)
Broadcast command	Description
0010 0ggg 0000 0001	Start (STA signal substitute input command for multiple axes) *
0010 0ggg 0000 0010	Stop (STP signal substitute input command for multiple axes) *
0010 0ggg 0000 0011	Emergency stop (EMG signal substitute input command for multiple axes)
0010 0ggg 0000 0100	Reset local LSI (SRST command for multiple axes) *
0010 0ggg 0000 0101	Latch counter value (LTCH command for multiple axes)
0010 0ggg 0000 0110	Stop immediately (STOP command for multiple axes)
0010 0ggg 0000 0111	Decelerate and stop (SDSTP command for multiple axes)
0010 0ggg 0000 1000	Change to FL speed immediately (FCHGL command for multiple axes)
0010 0ggg 0000 1001	Change to FH speed immediately (FCHGH command for multiple axes)
0010 0ggg 0000 1010	Decelerate to FL speed (FSCHL command for multiple axes)
0010 0ggg 0000 1011	Accelerate to FH speed (FSCHH command for multiple axes)
0010 0ggg 0000 1100	Copy a pre-register for operation to a register (speed change, etc.)
	(PRESHF command for multiple axes)

Broadcast commands that G9103C can perform (ggg = group number)

Note: Broadcast command is a command that is written into a center LSI. Three commands with * are enable to G9003. G9003's group number is always 000b.

[How to set group numbers]

To set group numbers, there are two following ways:

- 1. Set group numbers input terminals (GRP) by negative logic. You can confirm a setting value by main status (MSTS.SGP).
- 2. Set a value by writing to the group number setting registers (RENV2.GN). You can confirm the setting value by reading registers.

Only when RENV2.GN = 000b, the setting value of the above 1 is used. Other than the case of 000b, the setting value of the above 2 is used.

5.1.2.5 Break communications

Motionnet[®] performs communication with the local LSIs that are registered in a center LSI before starting cyclic communication, by system communication or CPU software. Therefore, even if there are local LSIs that turned on after the start of communication, the local LSIs cannot perform communication until the local LSIs informs to the center LSI and are resisted additionally. Request communication for this additional registration is called as break communication.

Normally, a center LSI sends a request frame for sending a break frame every approximately 250 ms. When you input a break signal to the BRK terminal using such as switches, a local LSI returns a break frame at the receipt of the next request frame for sending a break frame.

When a center LSI receives a break frame, the break frame receiving bit (STSW.BRKF) of the status becomes 1 and it outputs an interrupt request signal to CPU

Then, the center LSI searches the source of request using CPU software and register it as the communication target additionally.

Notes: A center LSI sends a request frame for sending a break frame at specified time intervals (250 ms in 20 Mbps) in default. However, this process may disturb cycle of cycle time. If you set "break frame sending request" is to "Stop" ("RENV0.BK0F = 1), the automatic sending a request frame

for sending a break frame stops and cycle time can be made constant. However, automatic break function becomes unable to be used. In this case, CPU can issue "a break communication command (0610h)" at a given point in time.

5.1.2.6 Conceptual communication and setting examples

[Conceptual communication diagram]

G9103C sends and receives information of port 0 ~ 3 in I/O communication (cyclic communication) and access to registers and write commands in data communication (transient communication).



Note: Response frame of data communication (from G9103C to center LSI) contains information of port 0 to 3 after data processing is completed, so that status change by data communication can be transferred to the center LSI immediately.

G9103C can perform data communication up to 64 words at once. Therefore, it can make total communication time shorter. The data to set registers consists of a 1-word command and a 2-word command. Therefore, up to 21 registers can be set at once.

It can also contain control commands and read register commands as well as register settings. However, when you send multiple read register commands together at once, please avoid that response frame (from G9103C to center LSI) exceeds 64 words.

Notes. In the examples described below, pre-registers (PRMV etc.) are used. When you use the system that pre-registers are not used at all like software for G9003, you can set registers instead of pre-registers (RMV, etc.).

- Example 1

Writing into one register of G9103C (setting on the center LSI) PRMV (Pre-register for setting feed amount) ←"01234567h"

In the case of a 16-bit CPU (center LSI: I/F mode 3)

- 1) First, write a write PRMV command (00B0h) to the sending FIFO (006h) (in the case that device number is 0).
- 2) Next, write the lower 16-bit data (4567h) to be sent to PRMV register into the transmission FIFO (006h).
- 3) Then, write the upper 16-bit data (0123h) to be sent to PRMV register into the transmission FIFO (006h).
- 4) Finally, write a data communication command (4000h) into a command area (000h).

	Details of data transmission FIFO	Description
1st word	00B0h	PRMV register write command
2nd word	4567h	PRMV register lower data
3rd word	0123h	PRMV register upper data

When writing into only one register, you can omit the third word when the register length is less than 16 bits or when the upper data is 0000h.

- Example 2

Writing into multiple registers of G9103C together at once (Setting on the center LSI)

PRMV (Pre-register for setting feed amount)

PRFL (Pre-register for setting FL speed)

PRFH (Pre-register for setting FH speed)

PPUR (Pre-register for setting acceleration rate)

PRMG (Pre-register for setting speed magnification)

PPMD (Pre-register for setting operation mode) STAUD (High-speed start 2 command

← 00000010h ← 000000C7h

← 01234567h

← 0000001h

← 00001000h

- ← 00000041h
- ← 0000053h

Write a data communication command (4000h) into a command area (000h) (in the case that device number is 0).

	Details of data transmission FIFO	Description
1st word	00B0h	Write PRMV register command
2nd word	4567h	PRMV register lower data
3rd word	0123h	PRMV register upper data
4th word	00B1h	Write PRFL register command
5th word	0001h	PRFL register lower data
6th word	0000h	PRFL register upper data
7th word	00B2h	Write PRFH register command
8th word	1000h	PRFH register lower data
9th word	0000h	PRFH register upper data
10th word	00B3h	Write PRUR register command
11th word	0010h	PRUR register lower data
12th word	0000h	PRUR register upper data
13th word	00B5h	Write PRMG register command
14th word	00C7h	PRMG register lower data
15th word	0000h	PRMG register upper data
16th word	00B7h	Write PRMD register command
17th word	0041h	PRMD register lower data
18th word	0000h	PRMD register upper data
19th word	0053h	STAUD start command

- Example 3

Latch the contents of RCUN1 (COUNTER 1) ~ RCUN3 (COUNTER 3) and read the values (setting on the center LSI) ← 0029h

← 00EDh

← 00EEh

← 00EFh

LTCH (Latch command)

RLTC1 (COUNTER 1 Latch data) Read

RLTC2 (COUNTER 2 Latch data) Read

RLTC3 (COUNTER 3 Latch data) Read

Write a data communication command (4000h) into a command area (000h) (in the case that device number is 0).

	Details of the data transmission FIFO	Description
1st word	0029h	LTCH command
2nd word	00Edh	RRLTC1 command
3rd word	00EEh	RRLTC2 command
4th word	00Efh	RRLTC3 command

When communication completes, the following data is stored in the data reception FIFO of center LSI. (In the case of RLTC1 = 01234567h, RLTC2 = 01234566h, RLTC3 = 00000001h)

	Data of the data reception FIFO	Description
1st word	00EDh	RRLTC1 response command
2nd word	4567h	RLTC1 register lower data
3rd word	0123h	RLTC1 register upper data
4th word	00EEh	RRLTC2 response command
5th word	4566h	RLTC2 register lower data
6th word	0123h	RLTC2 register upper data
7th word	00EFh	RRLTC3 response command
8th word	0001h	RLTC3 register lower data
9th word	0000h	RLTC3 register upper data

5.2 Functional settings

5.2.1 I/O port

G9103C has four I/O ports for I/O communication (cyclic communication). The highest port, Port 3, is used to output. Ports 2, 1, and 0 are used to input. As shown in the figure below, they are arranged from the highest to the lowest port: for a general-purpose I/O terminal output data, for a general-purpose I/O terminal input data, for main status upper byte, and for main status lower byte.

The general-purpose I/O terminals are selected from input or output using register RENV2.PnM bit (n = 0~7). Therefore, the settings for the general-purpose I/O output data will be enabled when the general-purpose I/O terminals are set up as outputs.

Output data setting of the general-purpose I/O output terminals can be reset by setting of TUD terminal when watchdog timer times out

Output status can be checked by reading general-purpose I/O input data.

Port 3	Port 2	Port 1	Port 0		
General-purpose I/O	General-purpose I/O	Main status	Main status		
output data [IOPOB]	input data [IOPIB]	(upper byte) [MSTSB1]	(lower byte) [MSTSB0]		

5.2.1.1 Main status (MSTS)

A bit definition varies depending on setting status of RSYN.SYNC bit and RSYN.SYNE bit.

[In the case of RSYN.SYNC = 0 and RSYN.SYNE = 0 (default)]

_	MSTSB1							MSTSB0								
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C)		SGP		0	0	0	SBSY	SPDF	SPRF	0	0	SEVT	SERR	SEND	SINT

[In the case of RSYN.SYNC = 1] (Bits 5 and 4 are changed by RSYN.SYNE bit setting.)

	MSTSB1									MST	SB0				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			SYN				SBSY	SPDF	SPRF	-	-	SEVT	SERR	SEND	SINT

[In the case of RSYN.SYNE = 1] (Bits 15 ~ 9 are changed by RSYN.SYNC bit setting.)

MSTSB1								MST	SB0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SBSY	SPDF	SPRF	SI	PS	SEVT	SERR	SEND	SINT

Bit	Bit name	Description
0	SINT	This bit becomes 1 when an interrupt request turns ON. (When any of bits 1, 2, or 3 is 1.)
1	SEND	When an operation stops, an interrupt request turns ON and this bit becomes 1. This bit is returned to 0 by an INTRS (0008h) command.
2	SERR	This bit becomes 1 when an error interrupt turns ON. It is returned to 0 by reading REST register or writing into REST register.
3	SEVT	This bit becomes 1 when an event interrupt turns ON. It is return set to 0 by reading RIST register or writing into RIST register.
5, 4	SPS	For simultaneous stop processing. Please ignore these when reading status.
6	SPRF	This bit becomes 1 when the pre-register for operation is full.
7	SPDF	This bit becomes 1 when the pre-register for comparator 3 is full.
8	SBSY	This bit becomes 1 when the LSI starts to output pulses. It is set back to 0 by stopping operation. (= BSY signal)
14 ~ 12	SGP	The status of group number for broadcast communication. When RENV2.GN = 000b, these bits are set same as GRP terminal. When other than 000b, these bits are set same as RENV2.GN.
15 ~ 9	SYN	For clock synchronizing processing. Please ignore these when reading status.

Note: When interrupt request is disabled (RMD.MINT = 1), MSTS.SINT bit is always 0 although MSTS.SEND, SERR and SEVT bit become 1.

5.2.1.2 General I/O terminal input data (IOPIB)

			IOP	IΒ			
7	6	5	4	3	2	1	0
IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0

Bit	Bit name	Description
7~0	IP7 ~ 0	These bits are to read status of terminals P7 ~ P0. (0: L level, 1: H level)

Note: In the case that terminals P7 ~ P4 is for serial bus control (RENV2.SIFM = 1), IP7 ~ 4 are set to 0. When the general-purpose I/O terminals are set as output terminals, the status of the output terminals can be read.

In the case that monitor for input data of general purpose input/output terminal is disabled (RMD.MIOR = 1), bits set as output terminals are set to 0.

5.2.1.5 General I/O terminal output data (IOPOD)
--

			IOP	ОВ			
7	6	5	4	3	2	1	0
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0

Bi	t Bit name	Description
7~	0 OP7 ~ OP0	These bits are to set the output status of terminals P7 ~ P0. (0: L level, 1: H level)

Note: In the case that terminals P7 ~ P4 is for serial bus control (RENV2.SIFM = 1), the setting for OP7 ~ OP4 is disabled.
5.3 Command (Operation commands and Control commands)

The G9103C can control an axis through data communications from a center LSI by using the following commands. Two command types are available, "Commands without data" and "Commands with data (register data)".

The buffer memory size for sending and receiving is 64 words. Two communication types are available, "communication with single command" that is to communicate one command at once independently and "communication with multiple commands" that is to communicate multiple commands together at once. Please pay attention to the followings.

- 1. When "commands with data" is sent in "communication with single command", the upper word is recognized as 0000h if the 3rd word is omitted. If both the 2nd word and 3rd word are omitted, both the lower data and upper data are recognized as "0000h".
- 2. If "commands without data" is sent with data by mistakes, the 2nd word is recognized as the second command and malfunction occurs.
- 3. When "commands with data" is sent in the "communication with multiple commands", please send commands followed by 2-word data continuously. If the number of words is different, data is recognized as a command and the G9013C malfunctions.

The buffer size for sending and receiving is both 64 words. If larger data than this is sent, the processing contents may not be ensured.

5.3.1 Operation commands

5.3.1.1 Start command

1) Start command

To start operation, write one of these commands while a motor is stopping.

Symbol	1st word	Description	Response frame
STAFL	0050h	FL constant speed start	Response only
STAFH	0051h	FH constant speed start	Response only
STAD	0052h	High-speed start 1 (FH constant speed \rightarrow Deceleration)	Response only
STAUD	0053h	High-speed start 2 (Acceleration \rightarrow FH constant speed \rightarrow Deceleration)	Response only

2) Remaining amount start command

If these commands are written after a positioning operation (including linear interpolation and circular interpolation) is halted without completing, operation of the remaining number of pulses in the positioning counter is executed.

Symbol	1st word	Description	Response frame
CNTFL	0054h	Remaining amount by FL constant speed start	Response only
CNTFH	0055h	Remaining amount by FH constant speed start	Response only
CNTD	0056h	Remaining amount by high speed start 1 (FH constant speed →Deceleration)	Response only
CNTUD	0057h	Remaining amount by high speed start 2 (Acceleration \rightarrow FH constant speed \rightarrow Deceleration)	Response only

3) Start command with a feed amount (G9003 compatible function)

Write a feed amount and a start command while a motor is stopping. The feed amount is enabled for positioning operations.

Symbol	1st word	2nd word	3rd word	Description	Response frame
RMSTFL	0058h	Lower byte data	Upper byte data	Write RMV register + FL constant speed start	Response only
RMSTFH	0059h	Lower byte data	Upper byte data	Write RMV register + FH constant speed start	Response only
RMSTD	005Ah	Lower byte data	Upper byte data	Write RMV register + High-speed start 1	Response only
RMSTUD	005Bh	Lower byte data	Upper byte data	Write RMV register + High-speed start 2	Response only

Note 1: If the command is sent without any data, RMV register will be set to 0 and the motor will operate feed amount "0".

Note 2: Because this command is compatible with G9003, data is not set to PRMV register but to RMV register. Therefore, do not write to a pre-register or a start command while a motor is running. Though these commands are written while a motor is running, they are ignored.

4) Simultaneous start command

By making holding start enabled (RMD.MSY = 1), and writing a start command, several LSIs are waiting or an STA signal.

By writing this command in this condition, a motors start to operate.

To start multi axes simultaneously, write CMSTA (0006h) command.

To start only own axis, write SPSTA (002Ah) command.

Symbol	1st word	Description	Response frame
CMSTA	0006h	STA signal output (Because output signal is input again, own axis also starts simultaneously.)	Response only
SPSTA	002Ah	Substitute for STA signal input (Because output signal is not output, only own axis starts.)	Response only

5) Start command for next operation

This command is to continue interpolation operation. If this command is written while a motor is stopping, error interrupt occurs and a motor does not start.

Symbol	1st word	Description	Response frame
NSTAFL	005Ch	FL constant speed start for next operation	Response only
NSTAFH	005Dh	FH constant speed start for next operation	Response only
NSTAD	005Eh	High-speed start 1 for next operation (FH constant speed \rightarrow deceleration)	Response only
NSTAUD	005Fh	High-speed start 2 for next operation (Acceleration \rightarrow FH constant speed \rightarrow deceleration)	Response only

5.3.1.2 Speed change command

If any of these commands are written while a motor is operating, the operation speed will be changed. If these commands are written while a motor is stopping, the LSI will ignore the commands.

Symbol	1st word	Description	Response frame
FCHGL	0040h	Change to FL constant speed immediately	Response only
FCHGH	0041h	Change to FH constant speed immediately	Response only
FSCHL	0042h	Decelerate to FL speed	Response only
FSCHH	0043h	Accelerate to FH speed	Response only

5.3.1.3 Stop command

1) Stop command

When one of these commands is written while a motor is operating, the operation stops.

Symbol	1st word	Description	Response frame
STOP	0049h	Stop immediately.	Response only
SDSTP	004Ah	Decelerate and stop	Response only

2) Simultaneous stop command

This command stops axes that signal input are enabled (RMD.MSPE = 1).

Symbol	1st word	Description	Response frame
CMSTP	0007h	Output of STP signal (simultaneous stop)	Response only

3) Emergency stop command

This command is written while motor is running, motor stops in emergency.

Symbol	1st word	Description	Response frame
CMEMG	0005h	Emergency stop	Response only

5.3.2 Control commands

These commands are to control various items such as clearing counters.

5.3.2.1 NOP (no operation) command

Symbol	1st word	Description	Response frame
NOP	0000h	Disabled command.	Response only

5.3.2.2 Operation stop interrupt reset command

Symbol	1st word	Description	Response frame
INTRS	0008h	Reset operation stop interrupt (MSTS.SEND)	Response only

5.3.2.3 Software reset command

This command resets registers and commands (except for communication related items)

Symbol	1st word	Description	Response frame
SRST	0004h	Software reset	Response only

5.3.2.4 Counter clear command

These commands clear the specified counter to 0.

Symbol	1st word	Description	Response frame
CUN1R	0020h	Clear COUNTER 1 (RCUN1)	Response only
CUN2R	0021h	Clear COUNTER 2 (RCUN2)	Response only
CUN3R	0022h	Clear COUNTER 3 (RCUN3)	Response only
CKMECR	0030h	Clear an error counter (RMEC.CKEC) for receiving clock synchronizing communication	Response only
SPMECR	0031h	Clear an error counter (RMEC.SPEC) for receiving simultaneous stop communication	Response only
SWMECR	0032h	Clear an error counter (RMEC.SWEC) for receiving sensor substitute input communication	Response only

5.3.2.5 ERC signal and CDWN signal output control command

These commands control ERC signal and CDWN signal output.

Symbol	1st word	Description	Response frame
ERCOUT	0024h	Output ERC signal	Response only
ERCRST	0025h	Reset ERC signal / Reset CDWN signal	Response only

5.3.2.6 PCS signal input command

This command has the same results as turning on the PCS signal.

Symbol	1st word	Description	Response frame
STAON	0028h	Substitute for PCS signal input	Response only

5.3.2.7 LTC signal input command

This command has the same results as turning on the LTC signal

Symbol	1st word	Description	Response frame
LTCH	0029h	Substitute for LTC signal input	Response only

5.3.2.8 Pre-register control command

These commands control pre-registers for operation and RCMP3.

Symbol	1st word	Description	Response frame
PRECAN	0026h	This command cancels determined status of pre-register for operation	Response only
PCPCAN	0027h	This command cancels determined status of PRCP3 register.	Response only
PRESHF	002Bh	This command copies a pre-register setting value for operation to an operation register.	Response only
PCPSHF	002Ch	This command copies PRCP3 register value to RCMP3 register.	Response only
PFCCAN	002Dh	This command cancels determined status of PRCP3 register and RCMP3 register.	Response only

Note: PCPCAN command cancels only determined status of PRCP3 register.

PFCCAN command cancels both determined status of PRCP3 register and RCMP3 register.

5.3.2.9 EEPROM control commands

Symbol	Cord	Description	Response frame
ROMPE	000Ah	 This command prohibits writing to external EEPROM Performs the following processing for EEPROM. 1. It sends a command to permit writing to EEPROM (00000110). 2. It ensures 3.2 µs interval time when ROMS = H level. 3. It writes 1111100 into status register of EEPROM 	Response only
ROMPD	000Bh	 This command permits writing to external EEPROM Performs the following processing for EEPROM. 1. It sends a command to permit writing to EEPROM (00000110). 2. It ensures 3.2 µs interval time when ROMS = H level. 3. It writes 11110000 into status register of EEPROM 	Response only
ROMWR	000Ch	 This command writes the contents of RGN0 ~ RGN3 registers into EEPROM Performs the following processing for EEPROM. 1. It sends a command to permit writing to EEPROM (00000110). 2. It ensures 3.2 µs interval time when ROMS = H level. 3. Writes 16 bytes of RGN0 ~ RGN3 registers into EEPROM. 	Response only
ROMRD	000Dh	 This command reads EEPROM and sets to RGN0 ~ RGN3 registers. Performs the following processing for EEPROM. 1. Reads 16 bytes from address 0 of EEPROM together at once and writes into RGN0 ~ RGN3 registers. 	Response only

5.3.2.10 ID code check command

Sets ID code on the upper 16 bits of RMG.

Symbol	1 st word	Description	Response frame
IDMON	0003h	Make ID code read by RRMG command	Response only

5.3.3 Register control commands

	Register					Pre-register				
Contents		Read command Write command			Read command Write command			ommand		
	Name	Code	Symbol	Code	Symbol	Name	Code	Symbol	Code	Symbol
Position override	RMV	-	-	0080h	WRMVOR	-	-	-	-	-
Positioning	RMV	00D0h	RRMV	0090h	WRMV	PRMV	00C0h	RPRMV	00B0h	WPRMV
FL speed	RFI	00D1b	RRFI	0091h	WRFI	PRFI	00C1b	RPRFI	00B1b	WPRFI
FH speed	RFH	00D2h	RRFH	0092h	WRFH	PRFH	00C2h	RPRFH	00B2h	WPRFH
Acceleration	RUR	00D3h	RRUR	0093h	WRUR	PRUR	00C3h	RPRUR	00B3h	WPRUR
Deceleration	RDR	00D4h	RRDR	0094h	WRDR	PRDR	00C4h	RPRDR	00B4h	WPRDR
Speed magnification	RMG	00D5h	RRMG	0095h	WRMG	PRMG	00C5h	RPRMG	00B5h	WPRMG
Ramping-dow n point	RDP	00D6h	RRDP	0096h	WRDP	PRDP	00C6h	RPRDP	00B6h	WPRDP
Operation mode	RMD	00D7h	RRMD	0097h	WRMD	PRMD	00C7h	RPRMD	00B7h	WPRMD
X-coordinate of the center in circular interpolation	RIP	00D8h	RRIP	0098h	WRIP	PRIP	00C8h	RPRIP	00B8h	WPRIP
S-curve range while acceleration	RUS	00D9h	RRUS	0099h	WRUS	PRUS	00C9h	RPRUS	00B9h	WPRUS
S-curve range while deceleration	RDS	00DAh	RRDS	009Ah	WRDS	PRDS	00CAh	RPRDS	00BAh	WPRDS
FA speed	RFA	00DBh	RRFA	009Bh	WRFA	-	-	-	-	-
Environmental setting 1	RENV1	00DCh	RRENV1	009Ch	WRENV1	-	-	-	-	-
Environmental setting 2	RENV2	00DDh	RRENV2	009Dh	WRENV2	-	-	-	-	-
Environmental setting 3	RENV3	00DEh	RRENV3	009Eh	WRENV3	-	-	-	-	-
Environmental setting 4	RENV4	00DFh	RRENV4	009Fh	WRENV4	-	-	-	-	-
Environmental setting 5	RENV5	00E0h	RRENV5	00A0h	WRENV5	-	-	-	-	-
Environmental setting 6	RENV6	00E1h	RRENV6	00A1h	WRENV6	-	-	-	-	-
COUNTER 1	RCUN1	00E3h	RRCUN1	00A3h	WRCUN1	-	-	-	-	-
COUNTER 2	RCUN2	00E4h	RRCUN2	00A4h	WRCUN2	-	-	-	-	-
COUNTER 3	RCUN3	00E5h	RRCUN3	00A5h	WRCUN3	-	-	-	-	-
Comparison data for comparator 1	RCMP1	00E7h	RRCMP1	00A7h	WRCMP1	-	-	-	-	-
Comparison data for comparator 2	RCMP2	00E8h	RRCMP2	00A8h	WRCMP2	-	-	-	-	-
Comparison data for comparator 3	RCMP3	00E9h	RRCMP3	00A9h	WRCMP3	PRCP3	00CBh	RPRCP3	00BBh	WPRCP3

	Register					Pre-register				
Contents		Read command Write command			Read command Write command					
	Name	Code	Symbol	Code	Symbol	Name	Code	Symbol	Code	Symbol
Event interrupt cause	RIRQ	00ECh	RRIRQ	00ACh	WRIRQ	-	-	-	-	-
COUNTER 1 latched data	RLTC1	00EDh	RRLTC1	-	-	-	-	-	-	-
COUNTER 2 latched data	RLTC2	00EEh	RRLTC2	-	-	-	-	-	-	-
COUNTER 3 latched data	RLTC3	00EFh	RRLTC3	-	-	-	-	-	-	-
Extended status	RSTS	00F1h	RRSTS	-	-	-	-	-	-	-
Error interrupt status	REST	00F2h	RREST	00ADh	WREST	-	-	-	-	-
Event interrupt status	RIST	00F3h	RRIST	00AEh	WRIST	-	-	-	-	-
Positioning counter	RPLS	00F4h	RRPLS	-	-	-	-	-	-	-
Current speed monitor	RSPD	00F5h	RRSPD	-	-	-	-	-	-	-
Ramping-down point auto setting value	RSDC	00F6h	RRSDC	-	-	-	-	-	-	-
Stepping counter in circular interpolation	RCIC	00FBh	RRCIC	-	-	-	-	-	-	-
Number of stepping in circular interpolation	RCI	00FCh	RRCI	008Ch	WRCI	PRCI	00CCh	RPRCI	00BCh	WPRCI
Axis Y positioning amount in interpolation	RMVY	00FDh	RRMVY	008Dh	WRMVY	PRMVY	00CDh	RPRMVY	00BDh	WPRMVY
Y-coordinate of the center in circular interpolation	RIPY	00FEh	RRIPY	008Eh	WRIPY	PRIPY	00CEh	RPRIPY	00BEh	WPRIPY
Synchronizing control	RSYN	00FFh	RRSYN	008Fh	WRSYN	-	-	-	-	-
Synchronizing control 2	RSYN2	00EBh	RRSYN2	00ABh	WRSYN2	-	-	-	-	-
Error counter for receiving communication	RMEC	00CFh	RRMEC	-	-	-	-	-	-	-
General- purpose register 0	RGN0	00F7h	RRGN0	0087h	WRGN0	-	-	-	-	-
General- purpose register 1	RGN1	00F8h	RRGN1	0088h	WRGN1	-	-	-	-	-
General- purpose register 2	RGN2	00F9h	RRGN2	0089h	WRGN2	-	-	-	-	-
General- purpose register 3	RGN3	00FAh	RRGN3	008Ah	WRGN3		-	-	-	-

Note: Please use general-purpose register 0 as a dedicated unit ID setting.

5.3.3.1 Register write commands

	<i>.</i>				
Symbol	1st word	2nd word	3rd word	Description	Response frame
WRMVOR	0080h	Lower byte data	Upper byte data	Write override to RMV register	Response only
WRGN0	0087h	Lower byte data	Upper byte data	Write to RGN0 register	Response only
WRGN1	0088h	Lower byte data	Upper byte data	Write to RGN1 register	Response only
WRGN2	0089h	Lower byte data	Upper byte data	Write to RGN2 register	Response only
WRGN3	008Ah	Lower byte data	Upper byte data	Write to RGN3 register	Response only
WRCI	008Ch	Lower byte data	Upper byte data	Write to RCI register	Response only
WRMVY	008Dh	Lower byte data	Upper byte data	Write to RMVY register	Response only
WRIPY	008Eh	Lower byte data	Upper byte data	Write to RIPY register	Response only
WRSYN	008Fh	Lower byte data	Upper byte data	Write to RSYN register	Response only
WRMV	0090h	Lower byte data	Upper byte data	Write to RMV register	Response only
WRFL	0091h	Lower byte data	Upper byte data	Write to RFL register	Response only
WRFH	0092h	Lower byte data	Upper byte data	Write to RFH register	Response only
WRUR	0093h	Data	0	Write to RUR register	Response only
WRDR	0094h	Data	0	Write to RDR register	Response only
WRMG	0095h	Data	0	Write to RMG register	Response only
WRDP	0096h	Lower byte data	Upper byte data	Write to RDP register	Response only
WRMD	0097h	Lower byte data	Upper byte data	Write to RMD register	Response only
WRIP	0098h	Lower byte data	Upper byte data	Write to RIP register	Response only
WRUS	0099h	Data	0	Write to RUS register	Response only
WRDS	009Ah	Data	0	Write to RDS register	Response only
WRFA	009Bh	Lower byte data	Upper byte data	Write to RFA register	Response only
WRENV1	009Ch	Lower byte data	Upper byte data	Write to RENV1 register	Response only
WRENV2	009Dh	Lower byte data	Upper byte data	Write to RENV2 register	Response only
WRENV3	009Eh	Lower byte data	Upper byte data	Write to RENV3 register	Response only
WRENV4	009Fh	Lower byte data	Upper byte data	Write to RENV4 register	Response only
WRENV5	00A0h	Lower byte data	Upper byte data	Write to RENV5 register	Response only
WRENV6	00A1h	Lower byte data	Upper byte data	Write to RENV6 register	Response only
WRCUN1	00A3h	Lower byte data	Upper byte data	Write to RCUN1 register	Response only
WRCUN2	00A4h	Lower byte data	Upper byte data	Write to RCUN2 register	Response only
WRCUN3	00A5h	Data	0	Write to RCUN3 register	Response only
WRCMP1	00A7h	Lower byte data	Upper byte data	Write to RCMP1 register	Response only
WRCMP2	00A8h	Lower byte data	Upper byte data	Write to RCMP2 register	Response only
WRCMP3	00A9h	Lower byte data	Upper byte data	Write to RCMP3 register	Response only
WRSYN2	00ABh	Lower byte data	Upper byte data	Write to RSYN2 register	Response only
WRIRQ	00ACh	Lower byte data	Upper byte data	Write to RIRQ register	Response only

Note: If you set several registers in one communication, please make sure to set all words (1st, 2nd and 3rd words).

Symbol	1st word	2nd word	3rd word	Description	Response frame
WREST	00ADh	Lower byte data	Upper byte data	Write to REST register	Response only
WRIST	00AEh	Lower byte data	Upper byte data	Write to RIST register	Response only
WPRMV	00B0h	Lower byte data	Upper byte data	Write to pre-register for RMV.	Response only
WPRFL	00B1h	Lower byte data	Upper byte data	Write to pre-register for RFL.	Response only
WPRFH	00B2h	Lower byte data	Upper byte data	Write to pre-register for RFH.	Response only
WPRUR	00B3h	Data	0	Write to pre-register for RUR.	Response only
WPRDR	00B4h	Data	0	Write to pre-register for RDR.	Response only
WPRMG	00B5h	Data	0	Write to pre-register for RMG.	Response only
WPRDP	00B6h	Lower byte data	Upper byte data	Write to pre-register for RDP.	Response only
WPRMD	00B7h	Lower byte data	Upper byte data	Write to pre-register for RMD.	Response only
WPRIP	00B8h	Lower byte data	Upper byte data	Write to pre-register for RIP.	Response only
WPRUS	00B9h	Data	0	Write to pre-register for RUS.	Response only
WPRDS	00BAh	Data	0	Write to pre-register for RDS.	Response only
WPRCP3	00BBh	Lower byte data	Upper byte data	Write to pre-register for RCMP3.	Response only
WPRCI	00BCh	Lower byte data	Upper byte data	Write to pre-register for RCI.	Response only
WPRMVY	00BDh	Lower byte data	Upper byte data	Write to pre-register for RMVY.	Response only
WPRIPY	00BEh	Lower byte data	Upper byte data	Write to pre-register for RIPY.	Response only

5.3.3.2 Register read controls

Symbol	1st word	Description	Response frame
RPRMV	00C0h	Read pre-register for RMV	APRMV + data
RPRFL	00C1h	Read pre-register for RFL	APRFL + data
RPRFH	00C2h	Read pre-register for RFH	APRFH + data
RPRUR	00C3h	Read pre-register for RUR	APRUR + data
RPRDR	00C4h	Read pre-register for RDR	APRDR + data
RPRMG	00C5h	Read pre-register for RMG	APRMG + data
RPRDP	00C6h	Read pre-register for RDP	APRDP + data
RPRMD	00C7h	Read pre-register for RMD	APRMD + data
RPRIP	00C8h	Read pre-register for RIP	APRIP + data
RPRUS	00C9h	Read pre-register for RUS	APRUS + data
RPRDS	00CAh	Read pre-register for RDS	APRDS + data
RPRCP3	00CBh	Read pre-register for RCMP3	APRCP3 + data
RPRCI	00CCh	Read pre-register for RCI	APRCI + data
RPRMVY	00CDh	Read pre-register for RMVY	APRMVY + data
RPRIPY	00CEh	Read pre-register for RIPY	APRIPY + data
RRMEC	00CFh	Read RMEC register	ARMEC + data
RRMV	00D0h	Read RMV register	ARMV + data
RRFL	00D1h	Read RFL register	ARFL + data
RRFH	00D2h	Read RFH register	ARFH + data
RRUR	00D3h	Read RUR register	ARUR + data
RRDR	00D4h	Read RDR register	ARDR + data
RRMG	00D5h	Read RMG register	ARMG + data
RRDP	00D6h	Read RDP register	ARDP + data
RRMD	00D7h	Read RMD register	ARMD + data
RRIP	00D8h	Read RIP register	ARIP + data
RRUS	00D9h	Read RUS register	ARUS + data
RRDS	00DAh	Read RDS register	ARDS + data
RRFA	00DBh	Read RFA register	ARFA + data
RRENV1	00DCh	Read RENV1 register	ARENV1 + data
RRENV2	00DDh	Read RENV2 register	ARENV2 + data
RRENV3	00DEh	Read RENV3 register	ARENV3 + data
RRENV4	00DFh	Read RENV4 register	ARENV4 + data
RRENV5	00E0h	Read RENV5 register	ARENV5 + data
RRENV6	00E1h	Read RENV6 register	ARENV6 + data
RRCUN1	00E3h	Read RCUN1 register	ARCUN1 + data
RRCUN2	00E4h	Read RCUN2 register	ARCUN2 + data
RRCUN3	00E5h	Read RCUN3 register	ARCUN3 + data
RRCMP1	00E7h	Read RCMP1 register	ARCMP1 + data
RRCMP2	00E8h	Read RCMP2 register	ARCMP2 + data

Note: If you read from several registers in one communication, please write 1 word command continuously.

Symbol	1st word	Description	Response frame
RRCMP3	00E9h	Read RCMP3 register	ARCMP3 + data
RRSYN2	00EBh	Read RSYN2 register	ARSYN2 + data
RRIRQ	00ECh	Read RIRQ register	ARIRQ + data
RRLTC1	00EDh	Read RLTC1 register	ARLTC1 + data
RRLTC2	00EEh	Read RLTC2 register	ARLTC2 + data
RRLTC3	00EFh	Read RLTC3 register	ARLTC3 + data
RRSTS	00F1h	Read RSTS register	ARSTS + data
RREST	00F2h	Read REST register	AREST + data
RRIST	00F3h	Read RIST register	ARIST + data
RRPLS	00F4h	Read RPLS register	ARPLS + data
RRSPD	00F5h	Read RSPD register	ARSPD + data
RRSDC	00F6h	Read RSDC register	ARSDC + data
RRGN0	00F7h	Read RGN0 register	ARGN0 + data
RRGN1	00F8h	Read RGN1 register	ARGN1 + data
RRGN2	00F9h	Read RGN2 register	ARGN2 + data
RRGN3	00FAh	Read RGN3 register	ARGN3 + data
RRCIC	00FBh	Read RCIC register	ARCIC + data
RRCI	00FCh	Read RCI register	ARCI + data
RRMVY	00FDh	Read RMVY register	ARMVY + data
RRIPY	00FEh	Read RIPY register	ARIPY + data
RRSYN	00FFh	Read RSYN register	ARSYN + data

5.3.3.3 Response data by read commands

Symbol	1st word	2nd word	3rd word	Description	Effective number of bits
APRMV	00C0h	Lower byte data	Upper byte data	Read pre-register for RMV	28
APRFL	00C1h	Lower byte data	Upper byte data	Read pre-register for RFL	17
APRFH	00C2h	Lower byte data	Upper byte data	Read pre-register for RFH	17
APRUR	00C3h	Data	0	Read pre-register for RUR	16
APRDR	00C4h	Data	0	Read pre-register for RDR	16
APRMG	00C5h	Lower byte data	Upper byte data	Read pre-register for RMG	32
APRDP	00C6h	Lower byte data	Upper byte data	Read pre-register for RDP	24
APRMD	00C7h	Lower byte data	Upper byte data	Read pre-register for RMD	31
APRIP	00C8h	Lower byte data	Upper byte data	Read pre-register for RIP	28
APRUS	00C9h	Data	0	Read pre-register for RUS	16
APRDS	00CAh	Data	0	Read pre-register for RDS	16
APRCP3	00CBh	Lower byte data	Upper byte data	Read pre-register for RCMP3	28
APRCI	00CCh	Lower byte data	Upper byte data	Read pre-register for RCI	31
APRMVY	00CDh	Lower byte data	Upper byte data	Read pre-register for RMVY	28
APRIPY	00CEh	Lower byte data	Upper byte data	Read pre-register for RIPY	28
ARMEC	00CFh	Lower byte data	Upper byte data	Read RMEC register	24
ARMV	00D0h	Lower byte data	Upper byte data	Read RMV register	28
ARFL	00D1h	Lower byte data	Upper byte data	Read RFL register	17
ARFH	00D2h	Lower byte data	Upper byte data	Read RFH register	17
ARUR	00D3h	Data	0	Read RUR register	16
ARDR	00D4h	Data	0	Read RDR register	16
ARMG	00D5h	Data	0	Read RMG register	11
ARDP	00D6h	Lower byte data	Upper byte data	Read RDP register	24
ARMD	00D7h	Lower byte data	Upper byte data	Read RMD register	31
ARIP	00D8h	Lower byte data	Upper byte data	Read RIP register	28
ARUS	00D9h	Data	0	Read RUS register	16
ARDS	00DAh	Data	0	Read RDS register	16
ARFA	00DBh	Lower byte data	Upper byte data	Read RFA register	17
ARENV1	00DCh	Lower byte data	Upper byte data	Read RENV1 register	32
ARENV2	00DDh	Lower byte data	Upper byte data	Read RENV2 register	29
ARENV3	00DEh	Lower byte data	Upper byte data	Read RENV3 register	31
ARENV4	00DFh	Lower byte data	Upper byte data	Read RENV4 register	32
ARENV5	00E0h	Lower byte data	Upper byte data	Read RENV5 register	32
ARENV6	00E1h	Lower byte data	Upper byte data	Read RENV6 register	32
ARCUN1	00E3h	Lower byte data	Upper byte data	Read RCUN1 register	28
ARCUN2	00E4h	Lower byte data	Upper byte data	Read RCUN2 register	28
ARCUN3	00E5h	Data	Code extension	Read RCUN3 register	16
ARCMP1	00E7h	Lower byte data	Upper byte data	Read RCMP1 register	28

Symbol	1st word	2nd word	3rd word	Description	Effective number of bits
ARCMP2	00E8h	Lower byte data	Upper byte data	Read RCMP2 register	28
ARCMP3	00E9h	Lower byte data	Upper byte data	Read RCMP3 register	28
ARSYN2	00EBh	Lower byte data	Upper byte data	Read RSYN2 register	28
ARIRQ	00ECh	Lower byte data	Upper byte data	Read RIRQ register	17
ARLTC1	00EDh	Lower byte data	Upper byte data	Read RLTC1 register	28
ARLTC2	00EEh	Lower byte data	Upper byte data	Read RLTC2 register	28
ARLTC3	00EFh	Lower byte data	Upper byte data	Read RLTC3 register	17
ARSTS	00F1h	Lower byte data	Upper byte data	Read RSTS register	32
AREST	00F2h	Lower byte data	Upper byte data	Read REST register	23
ARIST	00F3h	Lower byte data	Upper byte data	Read RIST register	17
ARPLS	00F4h	Lower byte data	Upper byte data	Read RPLS register	28
ARSPD	00F5h	Lower byte data	Upper byte data	Read RSPD register	27
ARSDC	00F6h	Lower byte data	Upper byte data	Read RSDC register	24
ARGN0	00F7h	Lower byte data	Upper byte data	Read RGN0 register	32
ARGN1	00F8h	Lower byte data	Upper byte data	Read RGN1 register	32
ARGN2	00F9h	Lower byte data	Upper byte data	Read RGN2 register	32
ARGN3	00FAh	Lower byte data	Upper byte data	Read RGN3 register	32
ARCIC	00FBh	Lower byte data	Upper byte data	Read RCIC register	31
ARCI	00FCh	Lower byte data	Upper byte data	Read RCI register	31
ARMVY	00FDh	Lower byte data	Upper byte data	Read RMVY register	28
ARIPY	00FEh	Lower byte data	Upper byte data	Read RIPY register	28
ARSYN	00FFh	Lower byte data	Upper byte data	Read RSYN register	32

5.4 Register and pre-register

- Note 1: The bits shown with * are ignored while they are written and become 0 while they are read in the explanation hereinafter described.
- Note 2: The bits shown with & are ignored while they are written and become the same as the highest bit shown by a blank while they are read (code extension).
- Note 3: The default value of all registers and pre-registers are 0. However, there may be cases that 0 is out of the setting range depending on register.

Note 4: If a new value you want to set is the same as the previous value, you do not need to overwrite it.

5.4.1 Pre-register

RMV, RMVY, RFL, RFH, RUR, RDR, RMG, RDP, RMD, RIP, RIPY, RUS, RDS, RCI, RCMP3 registers and start commands have pre-registers.

Pre-register is a register to set data for next operation while a motor is operating. The pre-registers of the G9103C are as follows. They operate like FIFO.

Pre-register consists of pre-register for operation (PRMV, PRMVY, PRFL, PRFH, PRUR, PRDR, PRMG, PRDP, PRMD, PRIP, PRIPY, PRUS, PRDS, and PRCI) and for comparator 3 (PRCP3).



Note: Normally, operation data is set through a pre-register. However, operation data can be written into a register directly, when a pre-register is not used (when the data for next operation is not written while a motor is operating.) (G9003 compatibility)

5.4.1.1 Writing into pre-register for operation

There are a pre-register and a register, and up to two data for operation can be had. Write data is written into pre-register (register name starting with "P").

You do not have to write a pre-register about the register with no change.

The data written during motor control stopping is shifted to register and recognized as a current data. The data written while G9103C is operating motor control become a pre-register data.

This data is fixed by writing a start command (STAFL, STAFH, STAD, and STAUD) and start command for next operation (NSTAFL, NSTAFH, NSTAD, and NSTAUD).

After the current operation is complete, the data is shifted to the register and the operation starts automatically.

You can confirm a status of pre-register using RSTS.PFM bit.

When a pre-register is full (RSTS.PFM = 10b), pre-register is also full (MSTS.SPRF = 1) in main status. If the pre-register is full, writing data is disabled.

In the case that the current operation status is changed (overridden) because of the reason such as a speed change, write a new data can be written to the register.

The relation between writing status of pre-register and the RSTS.PFM bit is as follows.

Process	Pre-register	Register	RSTS. PFM	MSTS. SPRF
Default status	0 (Unfixed)	0 (Unfixed)	00	0
Write operation data 1	Operation data 1 (Unfixed)	Operation data 1 (Unfixed)	00	0
Write a start command (A motor starts operation by operation data 1)	Operation data 1 (Unfixed)	Operation data 1 (Fixed)	01	0
Write operation data 2 while the motor is operating	Operation data 2 (Unfixed)	Operation data 1 (Fixed)	01	0
Write a start command for next operation while the motor is operating	Operation data 2 (Fixed)	Operation data 1 (Fixed)	10	1
Operation of operation data 1 is complete. The data is automatically shifted and operation starts by operation data 2.	Operation data 2 (Unfixed)	Operation data 2 (Fixed)	01	0
Operation of operation data 2 is complete.	Operation data 2 (Unfixed)	Operation data 2 (Unfixed)	00	0

In the case to set event interrupt cause (RIRQ.IRNM = 1), when a status of pre-register changed from "fixed" to "unfixed" after operation is complete, the center LSI can output an interrupt request signal.

- Note 1: Please set operation complete timing to "When output pulse cycle is complete (RMD.METM = 0)" if the next operation starts automatically using the pre-register. If you select "When output pulse width is complete (RMD.METM = 1)", the interval between the last pulse and the initial pulse of the next operation become narrow (750ns). For details, see "8.3.2 Control the output pulse width and operation complete timing"
- Note 2: In the case to run continuous operation using pre-registers, you can use start commands for next operation (NSTAFL, NSTAFH, NSTAD, and NSTAUD). Start commands for next operation occurs an error interrupt by writing while stopping. In starting interpolation operation continuously, you can stop motors simultaneously by error interrupt in the case that command to either axis does not in time during operating. This allows us to prevent starting continuous operation while failing simultaneous start.

5.4.1.2 Cancellation of pre-register data for operation

By PRECAN (0026h), STOP (0049h) and SDSTP (004Ah) commands, all pre-register data is cancelled and the status becomes unfixed (RSTS.PFM = 00b).

When pre-register is full (MSTS.SPRF = 1), only the pre-register is canceled and the pre-register can be fixed (RSTS.PMM = 01b) by PRECAN (0026h) command.

The pre-register is canceled by error stop and the pre-register is unfixed (RSTS.PMF = 00b).

5.4.1.3 Writing into pre-register for comparator 3

Comparator 3 (RCMP3) has a pre-register.

Data is written to the register by writing into RCMP3 register and to the pre-register by writing into PRCP3 register.

You can write data for comparator any time, regardless of stopping or operating.

Data is fixed only by writing RCMP3 register or PRCP3 register.

Data for Comparator 3 in the pre-register will be shifted to the register when data become true to false to true after conditions are met.

The status of the pre-register for comparator can be checked by RSTS.PFC bit. If the pre-register is full (RSTS.PFC = 10b), pre-register in main status is full (MSTS.SPDF = 1). Writing data to the pre-register is disabled when the pre-register is full. The relation between writing status of the pre-register and the RSTS.PFC bit value is as follows.

Process	Pre-register	Register	PFC	SPDF
Default status	0	0	00	0
	(Unfixed)	(Unfixed)	00	0
Write comparison data 1 into PRCP3	Comparison data 1	Comparison data 1	01	0
	(Unfixed)	(Fixed)	01	0
Write comparison data 2 into PRCP3	Comparison data 2	Comparison data 1	10	1
	(Fixed)	(Fixed)	10	I
Comparative result is changed from true to	Comparison data 2	Comparison data 2	01	0
false by comparison data 1	(Unfixed)	(Fixed)	01	0
Comparative result is changed from true to	Comparison data 2	Comparison data 2	00	0
false by comparison data 2	(Unfixed)	(Unfixed)	00	0

The center LSI can output interrupt request signal when comparator 3 become true with setting event interrupt cause (RIRQ.IRC3 = 1).

5.4.1.4 Cancellation of pre-register data for Comparator 3.

By PCPCAN (0027h) command, the pre-register data is cancelled and the status becomes unfixed (RSTS.PFC = 00b). However, please note that RCMP3 register is not made unfixed.

To return to unfixed (RSTS.PFC = 00b), use PFCCAN (002Dh) command.

5.4.2 Register for setting speeds

These registers are used to set the operating speeds.

Register	Description	Bit length	S	et range		R/W
RFL(PRFL)	FL speed setting	17	1	2	100,000 (186A0h)	R/W
RFH(PRFH)	FH speed setting	17	1	~	100,000 (186A0h)	R/W
RUR(PRUR)	Acceleration rate setting	16	1	~	65,535 (FFFFh)	R/W
RDR(PRDR)	Deceleration rate setting	16	1	~	65,535 (FFFFh)	R/W
RMG(PRMG)	Speed magnification setting	11	2	~	2,047 (7FFh)	R/W
	Get ID code	16		-		
RDP(PRDP)	Ramping-down point setting	24	−8,388,608 (80000h) 0	~	+8,388,607 (7FFFFh) 16,777,215 (FFFFFh)	R/W
RUS(PRUS)	Acceleration S-curve range setting	16	1	~	50,000 (C350h)	R/W
RDS(PRDS)	Deceleration S-curve range setting	16	1	~	50,000 (C350h)	R/W
RFA	FA speed setting	17	1	~	100,000 (186A0h)	R/W

Please note that there may be cases that 0 is output the setting range depending registers. For details, see "7.2 Speed pattern settings".

5.4.2.1 RFL (PRFL): FL speed setting register (17 bits)

[WPRFL: 00B1h, RPRFL: 00C1h] [WRFL: 0091h, RRFL: 00D1h]

This register is used to specify initial speed (stopping speed) in high-speed operation (with acceleration and deceleration). PRFL register is the pre-register for RFL.

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
,	۲	*	*	*	*	*	*	*	*	*	*	*	*	*	*																	

While a motor is operating, the speed can be overridden by changing RFL register.

Specify a start speed (Stop speed) of FL constant operation and high-speed operation (with acceleration and deceleration) within the range 1 ~ 100,000(186A0h). The range 100,000 ~ 131,071 (186A0h ~ 1FFFh) is replaced as 100,000. The actual operation speed is calculated by the formula with a setting value of RMG register

[WPRFH: 00B2h, RPRFH: 00C2h] [WRFH: 0092h, RRFL: 00D2h]

This register is used to set the operating speed. PRFH is the pre-register for RFH.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																	

While a motor is operating, the speed can be overridden by changing RFH register. Specify the speed of FH constant operation and operation speed of high-speed operation (with acceleration and deceleration) within the range $1 \sim 100,000$ (186A0h). The range $100,000 \sim 131,071$ (186A0h $\sim 1FFFFh$) is replaced as 100,000. In the case of high-speed operation (with acceleration and deceleration), specify a larger value than a setting value of RFL register. The actual operation speed is calculated by the formula with a setting value of RMG register.

5.4.2.3 RUR (PRUR): Acceleration rate setting register (16 bits)

[WPRUR: 00B3h, RPRUR: 00C3h] [WRUR: 0093h, RRUR: 00D3h] This register is used to set an acceleration rate. PRDR register is the pre-register for RDR.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																

Specify characteristic of acceleration in the case of the high-speed operation (with acceleration and deceleration) within the range of 1 ~ 65,535 (FFFFh).

5.4.2.4 RDR (PRDR): Deceleration rate setting register (16 bits)

[WPRDR: 00B4h,	RPRDR: 00C4h]
[WRDR: 0094h,	RRDR: 00D4h]
This register is used to set a deceleration rate. PRDR register is the pre-register for RDR.	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																

Specify characteristic of deceleration in the case of the high-speed operation (with acceleration and deceleration) within the range $1 \sim 65,535$ (FFFFh). Even when "Automatic setting" (RMD.MSDP = 0) is selected for the ramping-down point, the value set in RDR register is be used as a deceleration rate. When RDR is set to 0, deceleration rate refers to RUR register value.

5.4.2.5 RMG (PRMG): Magnification rate register (11-bit)

[WPRMG: 00B5h, RPRMG: 00C5h] [WRMG: 0095h, RRMG: 00D5h]

This register is used to set a speed magnification rate. PRMG register is the pre-register for RMG.

ID code can be read out from the upper 16 bits. For details, see "8.20 ID code confirmation".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0						MG					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ID	DCD							

Bit	Bit name	Description
10 ~ 0	MG	Speed magnification setting bit
15 ~ 11	Undefined	(Always 0)
31 ~ 16	IDCD	ID code bit 0 can be read normally. Only when RMG (00D0h) command is used following IDMON (0003h) command, ID code can be read. (Writing is disabled). * There is not PRMG.IDCD bit.

RMG.MG bit specifies the relationship between setting values of PFL, RFH, RFA registers and speed, within the range of 2 ~ 2,047. The higher the magnification rate is, the coarser the speed steps selected is. Normally, use as small a magnification rate as possible. The operation speed [pps] is the product of multiplying the speed magnification by a speed register value.

5.4.2.6 (RDP) PRDP: Ramping-down point setting register (24 bits)

[WPRDP: 00B6h,	RPRDP: 00C6h]
[WRDP: 0096h,	RRDP: 00D6h]

This register is used to set a ramping-down point (with deceleration start point) for positioning operations. PRDP register is the pre-register for RDP.

31	30 2 9	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
#	# #	#	#	#	#	#																								

Specify the value used to determine a deceleration start point in positioning operation of high seed operation (with acceleration/deceleration operation).

Bits shown with "#" symbol are ignored when they are written and setting meaning varies according to the setting of RMD.MSDP bit when these bits are read.

RMD.MSDP	Setting details	"#" Bit
0	Offset for automatically set values. (-8,388,608 ~ +8,388,607) When a positive value is entered, a motor will start deceleration earlier and the FL speed range will be longer. When a negative value is entered, a motor will start deceleration later and the speed will not reach the FL speed.	Same as bit 23.
1	When number of remaining pulses drops to less than a set value, the motor starts to decelerate. $(0 \sim 16,777,215)$	0

[WPRUS: 00B9h, RPRUS: 00C9h]

[WRUS: 0099h, RRUS: 00D9h]

This register is used to specify the S-curve range of the S-curve acceleration. PRUS register is the pre-register for RUS.

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*																

Specify an S-curve acceleration value for an S-curve acceleration/deceleration operation, within the range of 1 ~ 50,000 (C350h).

All values from 50,000 ~ 65,535 (0C350h ~ 0FFFFh) are replaced as 50,000.

S-curve acceleration range S_{SU} is calculated by the formula with a RMG register value.

If "0" is entered, the G9103C substitutes a value calculated by (RFH - RFL) / 2, and operates using an S-curve acceleration that does not have any linear sections.

If a value larger than (RFH - RFL) / 2 is entered, the speed does not reach the maximum acceleration speed and the acceleration time does not match the speed calculated by the formula. Therefore enter a value smaller than "(RFH - RFL) / 2."

5.4.2.8 RDS (PRDS): Deceleration S-curve range setting register (16 bits)

[WPRDS: 00BAh, RPRDS: 00CAh]

[WRDS: 009Ah, RRDS: 00DAh] This register is used to specify the S-curve range of the S-curve deceleration. PRDS register is the pre-register for PRDS.

31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7654	3 2 1 0
* * * *	* * * *	* * * *	* * * *				

Specify an S-curve deceleration value for an S-curve acceleration/deceleration operation, within the range of 1 ~ 50,000 (C350h).

All values from 50,000 ~ 65,535 (0C350h ~ 0FFFFh) are replaced as 50,000.

The S-curve deceleration range S_{SD} is calculated by the formula with a RMG register value.

If "0" is entered, the G9103C substitutes the value calculated by (RFH – RFL) / 2, and operates using an S-curve deceleration that does not have any linear sections.

If a value larger than (RFH - RFL) / 2 is entered, the speed does not reach the maximum deceleration speed and the deceleration time does not match the speed calculated using the formula. Therefore enter a value smaller than "(RFH - RFL) / 2."

5.4.2.9 RFA: FA speed setting register (17-bit)

[WRFA: 009Bh, RRFA:00DBh]

This register is used to set a constant speed for backlash correction. This value is also used as reverse constant speed during an origin return operation.

3	1 (30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*		*	*	*	*	*	*	*	*	*	*	*	*	*	*																	

Set a correction speed (FA speed) to feed a specific amount during backlash correction, within the range of 1 \sim 100,000 (186A0h).

ALL values from 100,000 ~ 131,071 (186A0h ~ 1FFFFh) are replaced as 100,000.

The actual operation speed is be calculated by the formula with RMG register value.

5.4.3 Feed amount setting registers

Register	Description	Bit length	Set range	R/W
RMV(PRMV)	Positioning amount	28	-134,217,728 +134,217,727 (8000000h) ~ (7FFFFFh)	R/W
RMVY(PRMVY)	Axis Y positioning amount in interpolation	28	-134,217,728 +134,217,727 (8000000h) (7FFFFFh)	R/W
RIP(PRIP)	X-coordinate of the center in circular interpolation	28	-134,217,728 +134,217,727 (8000000h) (7FFFFFh)	R/W
RIPY(PRIPY)	Y-coordinate of the center in circular interpolation	28	-134,217,728 +134,217,727 (8000000h) (7FFFFFh)	R/W
RCI(PRCI)	Number of stepping in circular interpolation	31	0 ~ +2,147,483,647 (7FFFFFFFh)	R/W
RCIC	Stepping counter in circular interpolation	31	0 ~ +2,147,483,647 (7FFFFFFFh)	R

These registers are used to set feed amount.

5.4.3.1 RMV (PRMV): Feed amount for positioning setting register (28 bits)

[WPRMV: 00B0h, RPRMV: 00C0h] [WRMV: 0090h, RRMV: 00D0h]

This register is used to specify a target position for positioning operation. In linear interpolation and circular interpolation, specify an X-coordinate of a target position with an incremental value. PRMV register is the pre-register for RMV.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	&	&	&																												

Meaning of setting value may vary according to operation mode.

Setting range is -134,217,728 ~ +134,217,727.

By changing RMV register while in positioning operation, feed amount can be overridden.

For details, see "8.2.1 Target position override 1".

5.4.3.2 RMVY (PRMVY): Positioning amount setting register for Y-coordinate in interpolation (28 bits)

																W]]	'PR WR	M\ 2M`	/Y: VY:	00)B)8	Dh Dh	,	RP R	RM RM	IVY IVY	': 00 /: 00)CDh])FDh]
In oper increm PRMV	ration c iental v Y regis	of linea alue. ster is t	ar inte the p	erpo ore-r	olatio regist	n ar ter f	nd ci or R	rcu MV	lar 'Y.	inte	rpo	latio	on,	spe	ecify	γÝ	-CO	ord	lina	te	of	a t	arg	jet	pos	itio	on w	ith an
31.30) 29 28	27 26	6 25	24	23.2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	-	7	6	5	4	3	2	1	0
& &	& &										10				12							U	0					
Setting	g range	is −-1	34,2	217,	728 -	~ +1	34,2	217	,72	27.																		
<u>5.4.3.3</u>	<u>B RIP</u> <u>bits)</u>	<u>(PRIP</u>	' <u>): Pc</u>	ositio	oning	<u>g set</u>	tting	rec	<u>gist</u>	<u>er fo</u>	or X	<u>(-co</u>	orc	linat	te c	of tl	<u>ne c</u>	er	iter	in	ci	rcu	lar	int	erp	ola	tion	<u>(28</u>
																		[WF rv	PR	IP: IP	: 00)B8	8h, 8h	RP R		2:0	C8h] מאסר
In circu PRIP r	ular inte egister	erpolat is the	tion, pre-	spe ·reg	cify t ister	the of for l	cente RIP.	er c	of X	(-co	ord	inat	e v	/ith	an	inc	ren	ner	ntal	va	alu	e	500	,,,	IX.	I VII	. 0	0001
31 30	29 28	27 26	6 25	24	23 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	; -	7	6	5	4	3	2	1	0
& &	& &																											
Setting	g range	is −1:	34,2 ⁻	17,7	'28 ~	+1:	34,2	17,	727	7.																		
<u>5.4.3.4</u>	RIP	<u>Y (PRI</u>	<u>PY):</u>	Pos	sition	ing	setti	ng	reg	iste	r fo	r Y-	000	ordi	nat	e o	f th	e c	ent	er	in	cir	cula	ar i	ntei	rpo	latio	on (28
	<u>bits)</u>																-							_				
																	- 11	/Vŀ	'RI	PΥ	: 0)0B	Eh	8	$\mathbf{D}\mathbf{D}$	IDV	·· ()(
																	L	[V	/RI	ΡY	': (008	Eh	, ,	RR	IP)	7: 0	DCEN] DFEh]
In circu PRIPY	ular inte ′ registe	erpola er is th	tion, ne pr	spe e-re	cify t giste	the o er foi	cente r RIF	er c PY.	of Y	(-CO	ord	inat	e v	/ith	an	inc	ren	[M ner	/RI ntal	PY va	': (alu	008 e	Eh	, ,	RR	IP)	. 0(/: 0))CEN])FEh]
In circu PRIPY 31 30	ular inte ′ registe) 29 28	erpolat er is th	tion, ne pro 6 25	spe e-re 24	cify t giste 23 22	the o er for 2 21	cente r RIF I 20	er c PY. 19	of Y 18	′-co	ord 16	inat 15	e w 14	/ith 13	an 12	inc 11	rem	[M ner 9	/RI ntal 8	PY va	': (alu 7	008 e 6	Eh	, ix , 4	RR 3	IP I IP I 2	7: 00 1: 01	OFEh]
In circu PRIPY 31 30	ular inte ′ registe 0 29 28 & &	erpolat er is th 27 20	tion, ne pro 6 25	spe e-re 24	cify t giste 23 2	the der for 2 21	cente r RIF	er c PY. 19	of Y 18	′-co	ord 16	inat 15	e v 14	vith 13	an 12	inc 11	rem	[M ner 9	/RI htal	PY va	7: (7	008 e 6	Eh	4	RR 3	1P\ 2	/: 00	0
In circu PRIPY 31 30 & & Setting	ular inte ′ registe) 29 28 & & g range	erpolater is the 27 20 is -1:	tion, ne pro 6 25 34,2	spe e-re 24 17,7	cify t giste 23 22	the c er for 2 21	cente r RIF I 20 34,2 ⁻	er c PY. 19 17,1	of Y 18 727	/-co	ord 16	inat 15	e w 14	/ith 13	an 12	inc 11	rem	[W ner 9	/RI htal 8	PY va	7': (7	008 e 6	5	4	3	2	1 (0
In circu PRIPY 31 30 & & Setting 5.4.3.5	ular inte / registe 2 9 28 2 9 28 2 8 2 8 4 8 4 8 5 8 CI <u>bits</u>)	erpolat er is th 27 20 is –1: (PRC	tion, ne pr 6 25 34,2 ⁻ I): Se	spe e-re 24 17,7	cify t giste 23 2 28 ~ g reg	the oper for 2 21 +13 giste	cente r RIF I 20 34,2 ⁻ er for	er c PY. 19 17, ⁻ nu	18 18 727	7-coo 17 7.	ord 16	15 teps	14 14	vith 13	an 12	11	10	[W ner 9 <u>orr</u>	/RI htal 8		': (alu 7 <u>ci</u>	008 e 6 <u>rcu</u>	Eh 5 lar	4 inte	3 erp		tion	0 (31
In circi PRIPY 31 30 & & Setting 5.4.3.5	ular inte registe 29 28 & & g range <u>5 RCI</u> <u>bits</u>)	erpolat er is th 27 20 is –1: (PRC	tion, ne pro 6 25 34,2 ⁻ I): Se	spe e-re 24 17,7	cify t giste 23 2 28 ~ g rec	the c er fo 2 21 +1: giste	cente r RIF I 20 34,2 ⁻ er for	er c PY. 19 17, ⁻ <u>nu</u>	727	7-coo 17 7.	ord 16	15 teps	14	13	an 12 ssa	11	10	[W her 9 <u>om</u> [\	/RI htal		/: (alu 7 	008 e 6 <u>rcu</u> 00	Eh 5 lar BC	4 <u>int</u>			tion	0 (31 (31) (CCh]
In circu PRIPY 31 30 & & Setting 5.4.3.5 Specify PRCI r	ular inte registe 29 28 29 28 2 8 2 8 2 8 2 8 2 9 28 2 9 28	erpolation 27 20 is –13 (PRC)	tion, he pr 6 25 34,2 ^{-/} 1): Se of ste e pre	spe e-re 24 17,7 ettin ps r	cify t giste 23 2: 28 ~ g rec ister	the or for 2 21 +1: giste ssar for	centor r RIF I 20 34,2 34,2 ry to RCI.	er c PY. 19 17, nu	of Y 18 727 mb	7-coo 17 7. <u>per c</u>	ord 16 of si	15 teps	14 <u>3 ne</u>	rith 13 eces	an 12 ssa	11	10 10	[W 9 0m [\ pe	/RI htal 8 pple WP [W rati	PY va	': (alu 7 <u>ci</u> Cl: Cl:	008 e 6 <u>rcu</u> 00	Eh 5 BC	<u>4</u> intended			tion 1: 00	0 (31 ()FCh]
In circu PRIPY 31 30 & & Setting 5.4.3.5 Specify PRCI n 31 30	ular inte registe 29 28 29 28 2 8 2 8 2 9 28 3 range 5 RCI bits) y a nun register 2 9 28	erpolation 27 20 is –13 (PRC) nber of is the	tion, he pro- 6 25 34,2' 34,2' 1): Se of ste e pre- 6 25	spe e-re 24 17,7 ettin ps r -reg 24	cify t giste 23 2: 28 ~ g rec ister 23 2:	the of 2 21 +1: giste for 2 21	centor r RIF I 20 34,2 r for ry to RCI.	er c PY. 19 17, 17, cor	of Y 18 727 mb	7-coo 17 7. Der c	ord 16 of s circ 16	15 teps cula	14 <u>3 ne</u> 14	vith 13 ecces tterp 13	an 12 553 500	11 ry 1	10 10 10 n o	[W ner 9 0m [V pe 9	/RI htal 8 hple WP [W rati	PY va	<pre>/: (alu 7 7 Cl: Cl: Cl: 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7</pre>	008 e 6 <u>rcu</u> 00 : 00	Eh 5 BC 8C 5	<u>4</u> <u>int</u> h,F h,			tion 1: 00 1: 00	0 (31 (31 ()FCh] (0 (0)FCh]
In circu PRIPY 31 30 & & Setting 5.4.3.5 Specify PRCI i 31 30 0	ular inte register 29 28 29 28 2 8 2 9 28 3 range 5 RCI bits) y a nun register 0 29 28	erpolation 27 20 is –1: (PRC) nber of is the	tion, he pro- 6 25 34,2- 34,2- 1): See of stee pre- 6 25 6 25	spe e-re 24 17,7 ettin ps r -reg 24	cify t giste 23 22 28 ~ g rec ister 23 22	the of 2 21 +1: giste	centor r RIF 1 20 34,2 34,2 r for ry to RCI. 1 20	er c PY. 19 17, nu cor	of Y 18 727 mp	7-coo 17 7. lete	ord 16 of s circ 16	15 teps cula	14 5 ne	tterp	an 12 555a 500la 12	11 ry 1 atio	10 :o c n o	[W ner 9 0m [\ pe 9	/RI htal nple WP [W rati		7: (alu 7 Cl: Cl: 7 7	008 e 6 <u>rcu</u> 00 : 00	5 1 BC 8 5	4 intended to the second secon	3 erp RPF RI		tion 1: 00 1: 00	0 (31 (CCh] (CCh] ()FCh]
In circu PRIPY 31 30 & & Setting 5.4.3.5 Specify PRCI r 31 30 0 Setting functio	ular inte registe 29 28 29 28 2 8 2 9 28 3 range 5 RCI bits) y a nun register 0 29 28 9 range 0 29 28 9 range 0 29 28 9 range	erpolater is the 27 20 is -13 (PRC) here of a 27 20 is the 27 20 is the a 27 20 is 0 ~ ed.)	tion, he pro- 6 25 $34,2^{-1}$ $34,2^{-1}$ 1): See of ste e pre- 6 25 5 25 25 - 12 25	spe e-re 24 17,7 httin ps r -reg 24	cify t giste 23 2: 28 ~ g rec ister 23 2: 483,	the of 2 21 2 +1: 9iste for 2 21 647	centor r RIF I 20 34,2 or for RCI. I 20 I 20 C. (Se	er c PY. 19 17, ⁻ nu cor 19	of Y 18 727 mb 18	7-coo 17 7. lete 17 e th	ord 16 of s circ 16 an	15 teps cula	14 <u>3 ne</u> 14 14	vith 13 ecces tterp 13 put f	an 12 ssa pola 12	11 ry 1 atio	10 10 10 10 en	[Wner 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	/RI htal 8 nple (WP [W rati	PY va ste PR(/R(on s	/: (alu 7 <u>ci</u> Cl: Cl: 7 7 -de	008 e 6 rcu 00 : 00 6	5 lar BC 98C 5	4 intended for the second seco	3 erpo RPF RI 3 t au		tion 1: 00 1: 00	0 (31 (31 ())) ()) ()) ()) ()) ()) ()) ()) ()) (

For calculation of setting value, see "6.7.3.2 Number of stepping in circular interpolation".

This register is used to read step counter value for circular interpolation (read only). This is also used as a counter to read remaining pulse in circular and linear interpolation mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0																															

Setting range is 0 ~ +2,147,483,647.

Step counter for circular interpolation copies RCI register value in circular interpolation. Step counter for circular interpolation counts down to 0 every step of circular interpolation.

Remaining pulse counter copies RCI register value in circular interpolation mode. In linear interpolation mode, it copies a bigger absolute value (long axis) after comparing with absolute values of RMV register value or RMVY register value.

Remaining pulse counter in circular interpolation mode counts down every step of circular interpolation or every pulse output on a long axis.

Note : Remaining pulse counter (RCIC) in circular interpolation mode regards counter values that are more than 134,217,727 as 134,217,727 and compares them with comparator 3 (RCMP3) internally. Therefore, if "RCMP3 comparison counter" is selected as comparison conditions with setting the maximum value (134,217,727) to RCMP3 register, comparison condition is always true in the case that RCIC register value is more than 134.217,727.

5.4.4 Environmental setting registers

The environmental setting registers consist of registers used to set operation mode, environment, counters, comparators, interrupt controls and monitor.

Register	Name	Bit length	Set range	R/W
RMD(PRMD)	Set operation mode	31	-	R/W
RENV1	Environment setting 1	32	-	R/W
RENV2	Environment setting 2	29	-	R/W
RENV3	Environment setting 3	31	-	R/W
RENV4	Environment setting 4	32	-	R/W
RENV5	Environment setting 5	32	-	R/W
RENV6	Environment setting 6	32	-	R/W
RCUN1	COUNTER 1	28	-134,217,728 +134,217,727 (8000000h) ~ (7FFFFFh)	R/W
RCUN2	COUNTER 2	28	-134,217,728 +134,217,727 (8000000h) ~ (7FFFFFh)	R/W
RCUN3	COUNTER 3	16	-32,768 +32,767 (8000h) (7FFFh)	R/W
RCMP1	Comparison data for Comparator 1	28	-134,217,728 +134,217,727 (800000h) ~ (7FFFFFh)	R/W
RCMP2	Comparison data for Comparator 2	28	-134,217,728 +134,217,727 (800000h) ~ (7FFFFFh)	R/W
RCMP3 (PRCP3)	Comparison data for Comparator 3	28	-134,217,728 +134,217,727 (8000000h) ~ (7FFFFFh)	R/W
RIRQ	Set event interrupt causes	17	-134,217,728 +134,217,727 (8000000h) ~ (7FFFFFh)	R/W
RCUN1	COUNTER 1 latched data	28	-134,217,728 +134,217,727 (8000000h) ~ (7FFFFFh)	R/W
RCUN2	COUNTER 2 latched data	28	-134,217,728 +134,217,727 (8000000h) (7FFFFFh)	R/W
RCUN3	COUNTER 3 latched data	17	-32,768 +32,767 (08000h) (7FFFh) 0 100,000 (186A0h)	R/W
RSTS	Extension status	32	-	R
REST	Error interrupt status	23	-	R/W
RIST	Event interrupt status	17	-	R/W
RPLS	Positioning counter	28	0 ~ +134,217,728 (8000000h)	R
	Current speed monitor	17	1 ~ ^{100,000} (186A0h)	_
RSPD	EZ counter	4	0 ~ 15	R
	Idling count	3	0 ~ 7	
RSDC	Ramp down value by automatic calculation	24	0 ~ 16,777,215 (FFFFFh)	R
RSYN	Synchronizing control	32	-	R/W
RSYN2	Synchronizing control 2	28	-	R/W
RMEC	Receiving error counter	24	-	R
RGN0	General-purpose register 0 (Unit ID manager)	32	-	R/W
RGN1	General-purpose register 1	32	-	R/W
RGN2	General-purpose register 2	32	-	R/W
RGN3	General-purpose register 3	32	-	R/W

5.4.4.1 RMD (PRMD): Operation mode setting register

[WPRMD: 00B7h,RPRMD: 00C7h] [WRMD: 0097h, RRMD: 00D7h]

This register is used to set operation mode. PRMD is the pre-register for RMD.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSPE	E MSY	MPCS	MSDP	METM	MSMD	MINP	MSDE	MENI				MOD			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	MDMY	MERO	MERI	MIPF	MDSC	MBIM	MIOR	MFH	MUB	MMPH	MPH	MINT	MMSK	MADJ	MSPO

Bits	Bit name	Description
		These bits are to select operation mode
		000 0000 (00h): (+) direction continuous operation controlled by command control.
		000 1000 (08h): (-) direction continuous operation controlled by command control.
		000 0001 (01h): Continuous operation controlled by pulse generator (PA, PB) input.
		0.01,0.000,(10h): Origin return operation in (+) direction
		$001 \ 0000 \ (10h)$. Origin return operation in (+) direction.
		001 0010 (12h): Leaving the origin position in (+) direction
		001 1010 (1Ah): Leaving the origin position in $(-)$ direction.
		001 0101 (15h): Origin search in (+) direction
		001 1101 (1Dh): Origin search in (-) direction
		010 0000 (20b): Feed to +EL or +SL (software limit) position
		$010\ 0000\ (20h)$. Feed to $-EL$ or $-SL$ (software limit) position.
		$010\ 0010\ (22h)$: Leaving from -EL or -SL (software limit) position.
		010 1010 (2Ah): Leaving from +EL or +SL (software limit) position.
		010 0100 (24h): Feed in (+) direction for a specified number of EZ counts.
		010 1100 (2Ch): Feed in $(-)$ direction for a specified number of EZ counts.
		100 0001 (41h): Positioning operation (specify an incremental target position)
		100 0010 (42h): Positioning operation (specify an absolute position in COUNTER 1)
<u> </u>	MOD	100 0011 (43h): Positioning operation (specify an absolute position in COUNTER 2)
6~0	MOD	100 0100 (44h): Zero return of command position (COUNTER 1).
		100 0101 (45h): Zero return of mechanical position (COUNTER 2).
		100 0110 (46h): Single pulse operation in (+) direction.
		100 1110 (4Eh): Single pulse operation in (–) direction.
		100 0111 (47h): Timer operation
		101 0001 (51h): Positioning operation synchronized with PA and PB.
		(Specify a target incremental position)
		101 0010 (52h): Positioning operation synchronized with PA and PB
		(Specify an absolute position of COUNTER 1)
		(Specify an absolute position of COUNTER 2)
		101 0100 (54h): Zero return of a command position synchronized with PA and PB.
		101 0101 (55h): Zero return of a mechanical position synchronized with PA and PB.
		110,0000 (60h): Continuous linear interpolation (output X axis pulses)
		110 0001 (61h): Linear interpolation (output X axis pulses).
		110 0100 (64h): Circular interpolation in CW direction (output X axis pulses)
		110 0101 (65h): Circular interpolation in CCW direction (output X axis pulses).
		110 1000 (68h): Continuous linear interpolation synchronized with PA and PB (output X axis
		pulses).
		110 1001 (69h): Linear interpolation synchronized with PA and PB (output X axis pulses).

Bits	Bit name	Description
		110 1100 (6Ch): Circular interpolation in CW direction synchronized with PA and PB (output X axis pulses).
		110 1101 (6Dh): Circular interpolation in CCW direction synchronized with PA and PB
		(output X axis pulses).
		111 0000 (70h): Continuous linear interpolation (output Y axis pulses).
		111 0001 (71h): Linear interpolation (output Y axis pulses).
		111 0100 (74n): Circular interpolation in CW direction (output Y axis pulses).
		111 1000 (78h): Continuous linear interpolation synchronized with PA and PB (output Y axis pulses).
		111 1001 (79h): Linear interpolation synchronized with PA and PB (output Y axis pulses). 111 1100 (7Ch): Circular interpolation in CW direction synchronized with PA and PB (output
		Y axis pulses). 111 1101 (7Dh): Circular interpolation in CCW direction synchronized with PA and PB (output Y axis pulses).
		Set function to occur stop interrupt (MSTS.SEND) while a pre-register for operation is fixed.
7		0: Enabled. 1: Disabled
1		While pre-register for operation is fixed, stop interrupt does not occur.
		(MSTS.SEND does not change to 1)
		Set the function to input SD signal to
8	MSDE	0: Disabled. Terminal condition can be checked with RSTS.SDIN bit.)
		1: Enabled. Decelerates (or decelerates and stops) by SD signal turning ON.
9	9 MINP	0: Disabled. Terminal condition can be checked with RSTS.SINP bit.)
		1: Enabled. Delay operation complete until INP signal turns ON.
		Select acceleration / deceleration characteristics.
10	MSMD	0: Linear acceleration/deceleration
		1: S-curve acceleration/deceleration
		0: When output pulse cycle is complete.
11	METM	1: When output pulse width is complete.
		*When using vibration reduction function, "When output pulse width is complete" is
		selected even if "when output pulse cycle is complete" (RMD.METM = 0) is selected.
		Select a method to set ramping-down point for high speed operation.
12	MSDP	1: Manual setting.
		*This setting is enabled only in positioning operations.
		Set the function to input PCS signal.
10		0: Disabled.
13	MPCS	1: Enabled. After PCS signal turns ON, G9103C controls number of pulses.
		See "8.2.2 Target position override 2 (PCS signal)".
		Set the feature to hold start to
		0: Disabled.
14	MSY	1: Enabled.
		writing CMSTA(0006b) or SPSTA(0024b) commands or when the group number is
		correspond to the value set in the start command of broadcast communication.
		Set the feature to input STP signal to
		0: Disabled
15	MSPE	1: Enabled.
		CMSTP (00007h) or when the group number corresponds to the value set in the stop
		command of broadcast communication.
		Set to output STP signal at abnormal emergent stop to
16	MSPO	0: Disabled.
		1: Enabled.

Bits	Bit name	Description
		Set FH correction function.
17	MADJ	0: Enabled.
		1: Disabled.
		Set the function to mask command pulses to
18	MMSK	0: Disabled.
		1: Enabled. Does not output command pulses.
		Set the feature of interrupt request (MSTS.SINT) to
10		0: Enabled.
19	IVIIN I	1: Disabled. Interrupt request is fixed to 0.
		Statuses of operation stop interrupt, error interrupt, event interrupt are changed.
		Select output signal of the following terminals: BSY/PH1, FUP/PH2, FDW/PH3, and
		MVC/PH4
20	MPH	0: Output BSY FUP FDW and MVC
		1: Output PH1_PH2_PH3_and PH4
		Set output mask function of PH1_PH2_PH3_and PH4 signals to
21	ммрн	0: Disabled, Output a level selected by RMD MBIM bit
21		1: Enabled Output PH1 PH2 PH3 PH4 signals
		Select a driving method for PH1_PH2_PH3_and PH4 signals
22	MUB	0. Driving method for a 2-phase unipolar motor
22 1010	MOD	1: Driving method for a 2-phase bipolar motor
		Select excitation sequence for PH1_PH2_PH3_and PH4 signals
23	MEH	0: 2-phase excitation method
20		1: 1-2 phase excitation method
		Set monitor function of general-purpose input/output data (IOPIB) to
		0. Enabled
		1: Disabled. The corresponding bit of port 2 is 0 regardless of condition of output
24	MIOR	terminals
		*When making "Input change interrupt" of a center LSI by change of output terminal
		disabled, set this disabled.
-		Select output mask status of PH1, PH2, PH3 and PH4.
		0: Output "LLLL" level
25	MBIM	1: Output "LLHH" level
		*This setting is enabled when RMD.MMPH = 0.
		Select a method to set ramping-down point automatically to
		0: Calculating method.
		In addition to the case that acceleration time and deceleration time is same, correct
		setting can be made in the case that they are different.
		The error from the calculated values may be bigger than 1 pulse at 0.01% frequency.
		Please note that when you use a speed pattern with a bit number of deceleration
		pulses.
26	MSDC	Count method is selected when function to make synthesized speed constant is
		enabled (RMD.MIPF = 1) in interpolation.
		In this case, match acceleration time with deceleration time.
		1: Count method
		Enabled only when acceleration time is the same as deceleration time. In the different
		case, setting cannot be made correctly. The error from a calculated value will be
		smaller than 1 pulse.
		*See "7.2 Speed pattern settings".
		Set the function to make synthesized speed constant in interpolation operation regarded as
		2 axis interpolation operation.
27	MIPF	1: Disabled.
		2: Enabled.
L		*See "6.7 Interpolation operation mode".
		Set the function to receive stop request when other axis stops by error.
28	MERI	0: Disabled.
_		1: Enabled.
		*See "8.17.2 Simultaneous stop function".

Bits	Bit name	Description			
29	9 MERO Set the function to send stop request when own axis stops by error. 9 MERO MERO Set the function to send stop request when own axis stops by error. 1: Enabled. *See "8.17.2 Simultaneous stop function".				
30	MDMY	 Set the function of dummy operation to mask command pulse output and not count. 0: Disabled. 1: Enabled. *This setting is used in the case that interpolated axis will be changed in interpolation operation using pre-registers. 			
31	Not defined	(Always set to 0.)			

5.4.4.2 Environmental setting 1 register

[WRENV1: 009Ch, RRENV1: 00DCh]

This register is used for environmental setting 1. This is mainly used to set the specifications for input/output terminals.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERCL		EPW		EROR	EROE	ALML	ALMM	ORGL	SDL	SDLT	SDM	ELM		PMD	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CDWN	MREV	PDTC	SEDR	SEDM	DTMF	FLTR	PCSL	LTCL	INPL	Cl	R	STPM	STAM	ET	W

Bit	Bit name	Description							
		These bits when the f = 0)).	are to select an unction to revers	output pulse mose motor rotation	ode. (The following direction is disable	is an example d (RENV1.MREV			
			Operation in	(+) direction	Operation in (-) direction				
		PMD	OUT signal	DIR signal	OUT signal	DIR signal			
		000		High		Low			
		001		High		Low			
		010		Low		High			
		011		Low		High			
2 ~ 0	PMD	100		High	High				
		101							
		110							
		111		Low	Low				
		When the function to reverse motor rotation direction is enabled (RENV1.MREV = 1), output pulse modes in (+) direction and operation in (-) direction are switched. 000b, 001b, 010b, 011b are common pulse mode, 100b, 111b are 2 pulse mode, and 101b, 110b are 90 degree phase difference mode. One cycle of 90 degree phase difference corresponds to 4x (4 pulse) of common pulse mode and 2 pulse mode.							
3	ELM	Select pro 0: Stop 1: Dece *When "De when +EL turns ON. Please pa	turn ON. I = 1)" is selected as or starts to decelerat st the position turnin nical systems.	s a process made e when the signal ng ON and stops.					
4	SDM	Select process when SD signal turn ON. 0: Only decelerate.							
5	SDLT	Set the fur 0: Disab 1: Enab *SD latch s function of	nction to input Si led. led. signal is reset wi	D signal. nen starting at tu t to disabled (RE	rning SD signals Of NV1.SDLT = 0).	F and input latch			

Bits	Bit name	Description								
6	SDI	Select input logic of SD signal.								
0	ODL	1: Positive logic.								
		Select input logic of ORG signal.								
7	ORGL	0: Negative logic.								
		Select processing when ALM signals turn ON.								
8	ALMM	0: Stop immediately.								
		1: Decelerate and stop.								
9	AL MI	Select input logic of ALM signal.								
0	/ LIVIE	1: Positive logic.								
		Set the function to output ERC signal automatically when motor stops by error.								
		0: Disabled 1: Enabled C0103C outputs an ERC signal automatically when the								
10	-20-	movement on the axis is stopped immediately by +EL, -EL, ALM, or EMG								
10	EROE	input signals. However, G9103C does not output the ERC signal when a								
		motor decelerate and stop. Even in the operation mode that EL signal is								
		signal automatically when a motor stops immediately.								
		Set the function to output ERC signal automatically at completion of origin return								
11	EROR	operation.								
		0: Disabled 1: Fnabled								
		In the case of ERC signal output (RENV1.CDWN = 0), "ERC signal pulse width"								
		is selected. In the case of CDWN signal output (RENV1.CDWN = 1), "Current								
		recovery" is selected.								
		1. ERC signal pulse width (when RENV1.CDWN = 0)								
11 10		000: 12.5µs 001: 100µs 010: 400 µs 011:1.6 ms								
14 ~ 12	EPW	100: 13 ms 101: 51 ms 110: 102 ms 111: Level output								
		2. Current recovery time (when RENV1.CDWN = 1)								
		000: 6.4 ms 001: 13 ms 010: 25.6 ms 011:51 ms								
		100: 102 ms 101: 205 ms 110: 410 ms 111: Pronibited setting								
		There are error as much as ±4%.								
		Select output logic of ERC signal.								
15	ERCL	0: Negative logic.								
		Select OFF timer time of ERC signal in the case of ERC signal output								
		(RENV1.CDWN = 0).								
		Select current down delay time in the case of CDWN signal output								
		(RENV1.CDVVN = 1).								
17, 16	ETW	1. OFF timer time of ERC signal (RENV1.CDWN = 0)								
		00: 0 µs 01: 13 µs 10: 1.6 ms 11: 102 ms								
		2 Current down delay time (RENV1 CDWN = 1)								
		00: 51 ms 01: 102 ms 10: 205 ms 11: 410 ms								
		Select input type of STA signal								
18	STAM	0: Level trigger 1: Edge trigger (falling edge)								
		Select processing made when STP signal turns ON.								
19	STPM	0: Stop immediately.								
		1: Decelerate and stop								

Bits	Bit name	Description
21, 20	CLR	Select input type of CLR signal. 00: Falling edge 01: Rising edge 10: L level. 11: H level.
22	INPL	Select input logic of INP signal. 0: Negative logic 1: Positive logic
23	LTCL	Select input type of LTC signal. 0: Falling edge 1: Rising edge.
24	PCSL	Select input logic of PCS signal. 0: Negative logic 1: Positive logic
25	FLTR	Set input filter function of +EL -EL SD, ORG, ALM and IMIP signals. 0: Enabled. Pulses shorter than 4 μs will be ignored. 1: Disabled.
26	DTMF	Set direction change timer. 0: Enabled. 1: Disabled See "8.3.1 Output pulse mode".
27	SEDM	Set the function that interrupt request turns ON (MSTS.SINT = 1) by operation stop interrupt ON (MSTS.SEND = 1) 0: Enabled. Operation stop interrupt ON makes interrupt request ON. 1: Disabled. Operation stop interrupt ON does not make interrupt request ON.
28	SEDR	 Set the function to reset operation stop interrupt (MSTS.SEND = 1) when a start command is written. 0: Disabled 1: Enabled. When a start command (0050h ~ 005Fh) is written, G9103C makes operation stop interrupt OFF. * In the case that a start command is written at the moment that operation stop interrupt occurs (MSTS.SEND = 1), operation stop interrupt may be reset (MSTS.SEND = 0) before interrupt request signal is confirmed. In the case to use pre-register in operating, pay attention to that.
29	PDTC	 Set the function to control output pulse width. 0: Enabled. When output speed of command pulse is below about 2.44kpps, output pulse width is fixed to about 200 μs. 1: Disabled Output pulse width is fluctuated to about 50% duty ratio regardless of output speed of command pulse.
30	MREV	Set the function to reverse motor rotation 0: Disabled 1: Enabled. Change motor rotation direction to a reverse direction of output pulse mode.
31	CDWN	Select output signal of ERC/SDWN terminal 0: ERC signal 1: CDWN signal

5.4.4.3 RENV2: Environmental setting 2 register

This register is used for the Environmental 2 settings. Specify the function of general-purpose I/O terminals, EA, EB signal input, and PA, PB signal input.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	PIM	PINF	EZL	EDIR	EI	М	EINF	P7M	P6M	P5M	P4M	P3M	P2M	P1M	P0M
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	IMSK	EXER		GN		SIFM		IDL		ROMB	POFF	EOFF	PDIR

Bit	Bit name	Description
		Select function of P0 terminal.
0	P0M	0: General-purpose input
		1: General-purpose output
		Select function of P1 terminal.
1	P1M	0: General-purpose input
		1: General-purpose output
		Select function of P2 terminal.
2	P2M	0: General-purpose input
		1: General-purpose output
		Select function of P3 terminal.
3	P3M	0: General-purpose input
		1: General-purpose output
		Select function of P4 terminal.
4	P4M	0: General-purpose input
		1: General-purpose output
		Select function of P5 terminal.
5	P5M	0: General-purpose input
		1: General-purpose output
	P6M	Select function of P6 terminal.
6		0: General-purpose input
		1: General-purpose output
		Specify function of P7 terminal.
7	P7M	0: General-purpose input
		1: General-purpose output
		Set input filter to EA, EB and EZ signal.
8	EINF	0: Enabled. Pulse shorter than 150 ns will be ignored.
		1: Disabled.
		Select input type of EA and EB signal.
		00: Multiply a 90 degree phase difference by 1
		(Count forward when EA signal phase is ahead.)
		01: Multiply a 90 degree phase difference by 2
10, 9	EIM	(Count forward when EA signal phase is ahead.)
		10: Multiply a 90 degree phase difference by 4
		(Count forward when EA signal phase is ahead.)
		11: Count forward when EA signal rises and count backward when the EB
		signal rises.
		Set function to reverse count direction of EA and EB signals.
11	EDIR	0: Disabled.
		1: Enabled.
		Select input type of EZ signal.
12	EZL	0: Falling edge
		1: Rising edge
		Set input filter to the PA and PB signals to
13	PINF	0: Enabled. Pulse shorter than 150 ns will be ignored.
		1: Disabled.

Bits	Bit name	Description
		Select input type of PA and PB signal.
		00: Multiply a 90 degree phase difference by 1
		(Count forward when PA signal phase is ahead.)
		01: Multiply a 90 degree phase difference by 2
15, 14	PIM	(Count forward when PA signal phase is ahead.)
		10: Multiply a 90 degree phase difference by 4
		(Count forward when PA signal phase is ahead.)
		11: Count forward when PA signal rises and count backward when the PB
		signal rises.
		Set function to reverse count direction of PA and PB signals.
16	PDIR	0. Disabled.
		1: Enabled.
		Set function to input of EA and EB signals.
17	EOFF	0: Enabled.
		1: Disabled. (EZ signal input is enabled.)
18		Set function to input of PA and PB signals.
	POFF	0: Enabled.
		1: Disabled.
	ROMB	Monitor access status of EEPROM connected externally.
10		0: Not accessing
19		1: Accessing
		*This bit is only for read. When it is written, it will be ignored.
	IDL	Set number of idling pulses (0 ~ 6 pulses)
22 ~ 20		0 : Disabled.
		1~7: n – 1 pulse. "n" is a setting value.
		Select function of terminals P4 ~ P7.
23	SIFM	0: General-purpose I/O terminals
		1: Terminals for serial bus control
		Select a group number to be used for broadcast communication
26 ~ 24	GN	000 : Status GRP terminal is used.
		001~ 111: The setting value of RENV2.GN is used. (e.g. "100b" = 4)
		Select output pulse width of MRER signal.
27	EXER	0: 3.2 μs
		1: Approximately 100 ms
		Set the function to reset interrupt request for maximum one cycle of cyclic
		communication so that a center LSI makes "Input change interrupt" occurs
28	IMSK	at reset of interrupt cause.
		0: Disabled.
		1: Enabled.
31 ~ 29	Not defined	(Always set to 0.)

5.4.4.4 RENV3: Environmental setting 3 register

[WRENV3: 009Eh, RRENV3: 00DEh]

This register is used for Environmental setting 3. The main functions are to set origin return methods and counter operation specifications

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	BSYC		CI3		C	12		Ež	ZD			OF	RM	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	СИЗН	CU2H	CU1H	0	CU3B	CU2B	CU1B	0	CU3R	CU2R	CU1R	G03B	CU3C	CU2C	CU1C

Bit	Bit name	Description
		 0101: Origin return operation 5 After the ORG signal turns ON, a motor will stop immediately at constant start or decelerate and stop at high speed start. Then, it feeds in the opposite direction at FA constant speed until ORG input turns OFF. Then, when the LSI finishes counting the specified number of EZ pulses, the motor will stop immediately at constant start or decelerate and stop at high start speed. COUNTER clear timing: When finishing counting the specified number of EZ pulses. 0110: Origin return operation 6 After the ORG signal turns ON, a motor will stop immediately at constant
	ORM	 start or decelerate and stop at high speed start and RENV1.ELM = 1. Then, it feeds in the opposite direction at FA constant speed until ORG input turns OFF and stops immediately. COUNTER clear timing: When the EL signal is OFF.
3~0		 0111: Origin return operation 7 After the ORG input turns ON, a motor will stop immediately at constant start or decelerate and stop at high speed start and RENV1.ELM = 1. Then, it feeds in the opposite direction until the ORG input turns OFF. Then, when the LSI finishes counting the specified number of EZ pulses, the motor will stop immediately. COUNTER clear timing: When stopped by finishing counting the specified number of EZ pulses.
		 1000:Origin return operation 8 After the ORG input turns ON, a motor will stop immediately at constant start or decelerate and stop at high speed start and RENV1.ELM = 1. Then, the motor will start feeding in the opposite direction. After the EL signal turns OFF, the LSI will start counting EZ pulses. After the LSI finishes counting the specified number of EZ pulses, the motor will stop immediately and decelerates and stops at high start speed. CONTER clear timing: When finishing counting the specified number of EZ signal.
		 1001: Origin return operation 9 After origin return operation 0 has executed, a motor operates until COUNTER2 = 0.
		 1010: Origin return operation 10 After origin return operation 3 has executed, a motor operates until COUNTER2 = 0.
		 1011: Origin return operation 11 After origin return operation 5 has executed, a motor operates until COUNTER2 = 0.
		 1100: Origin return operation 12 After origin return operation 8 has executed, a motor operates until COUNTER2 = 0).
7 ~ 4	EZD	Specify EZ count value that is used for origin return operations. 0000 ~ 1111: 1st ~ 16th count (e.g. 0100b = 5 th count)
9, 8	CI2	Select the input signal of COUNTER 2. 00: EA, EB signals, 01: Command pulses, 10: PA, PB signals, 11: Prohibited setting
Bit	Bit name	Description
---------	--------------	---
		Select input signal for COUNTER 3.
		000: Command pulses 001: EA and EB signals
		010: PA and PB signals 011: 1/4096 division pulse of 40MHz
12 ~ 10	CI3	100: Command pulses and EA, EB signals (deviation count)
_		101: PA and PB signals and command pulses (deviation count)
		110: PA and PB signals and EA and EB signals (deviation count)
		111: Prohibited setting
		Set count function of COUNTER 3 only while the LSI is operating (BSY = L
10	DEVO	level).
13	DSTC	0: Disabled.
		1: Enabled.
15, 14	Not defined	(Always set to 0.)
		Set COUNTER 1 clear function when CLR signal turns ON.
16	CU1C	0: Disabled.
		1: Enabled.
		Set COUNTER 2 clear function when CLR signal turns ON.
17	CU2C	0: Disabled.
		1: Enabled.
		Set COUNTER 3 clear function when CLR signal turns ON.
18	CU3C	0: Disabled.
		1: Enabled.
		Set function to change the timing to check error stop cause (G9103B
		compatibility).
19	G03B	0: Disabled.
		1: Enabled. Change to the time when writing a start command like G9103B,
		not at start.
		Set COUNTER 1 clear function at the origin position when the origin return is
20	CU1R	complete.
		U: Disabled.
		1. Eliableu.
		set COUNTER 2 clear function at the origin position when the origin return is
21	CU2R	
		1: Enabled
		Set COUNTER 3 clear function at the origin position when the origin return is
		complete
22	CU3R	0: Disabled.
		1: Enabled.
23	Not defined	(Always set to 0.)
		Set COUNTER 1 count function while in backlash correction mode.
24	CU1B	0: Disabled.
		1: Enabled.
		Set COUNTER 2 count function while in backlash correction mode.
25	CU2B	0: Disabled.
		1: Enabled.
		Set COUNTER 3 count function while in backlash correction mode.
26	CU3B	0: Disabled.
		1: Enabled.
27	Not defined	(Always set to 0.)
		Set COUNTER 1 count function.
28	CU1H	0: Disabled.
		1: Enabled.
	_	Set COUNTER 2 count function.
29	CU2H	0: Disabled.
	011011	Set COUNTER 3 count function.
30	CU3H	U: Disabled.
04	Not defined	
31	INUT DETINED	(Always set to U.)

[WRENV4: 009Fh, RRENV4: 00DFh]

This register is used for Environmental 4 settings. Set up comparators $1 \sim 3$.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C2RM	C	2D		C2S		C	2C	C1RM	C	1D		C1S		Cí	1C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ISMR	CU3L	CU2L	CU1L	LTOF	LTFD	LT	М	C3	D		C	3S		C	3C

Bit	Bit name	Description	
1. 0	C1C	Select a comparison counter for comparator 1. 00: COUNTER 1 01: COUNTER 2	Note 1
,		10: COUNTER 3 11: Comparison conditions are not satisfied at a	ny time.
		Select a comparison condition for Comparator 1.	Note 2
		000: Comparison conditions are not satisfied at any time.	
		Select 000b when using ring counter operation (RENV4.C1RM :	=1).
		001: RCMP1 data = Comparison counter (regardless of counting dire	ction)
4~2	C1S	010: RCMP1 data = Comparison counter (while counting forward)	
4~2	010	011: RCMP1 data = Comparison counter (while counting backward)	
		100: RCMP1 data > Comparison counter data	
		101: RCMP1 data < Comparison counter data	
		110: Use as (+) software limit (RCMP1< RCUN1)	
		111: Comparison conditions are not satisfied at any time.	
		Select processing to execute when Comparator 1 condition is met.	
		00: None (Event interrupt can occur.)	
6, 5	C1D	01: Stop immediately.	
, ,		10: Decelerate and stop.	
		11: Execute processing that is the same as writing PRESHF (002B)	
		Command.	
7	C1DM	Select count specification of COUNTER 1.	
/	CIRIVI	1: Ding counter	
		Select a comparison counter for Comparator 2	Noto 1
9.8	C2C		NOLE 1.
5, 0	020	10: COLINTER 3 11: Comparison conditions are not satisfied at a	nv time
		Select a comparison condition for Comparator 2	Note 2
		000. Comparison conditions are not always satisfied	11010 2.
		Select 000b when using ring counter operation (RENV4.C2RM :	= 1).
		001: RCMP2 data = Comparison counter (regardless of counting dire	ction)
40 40	000	010: RCMP2 data = Comparison counter (while counting forward)	,
12 ~ 10	025	011: RCMP2 data = Comparison counter (while counting backward)	
		100: RCMP2 data > Comparison counter data	
		101: RCMP2 data < Comparison counter data	
		110: Use as (−) end software limit (RCMP2>RCUN1).	
		111: Comparison conditions are not satisfied at any time.	
		Select processing to execute when the Comparator 2 condition is met.	
		00: None (Event interrupt can occur.)	
14, 13	C2D	01: Stop immediately.	
,	020	10: Decelerate and stop.	
		11: Execute processing that is the same as writing PRESHF (002B)	
45	00014	Select count specification of COUNTER 2.	
15	C2RM	U: Count forward and backward counter	
		1: King counter	

Bit	Bit name	Description
		Select a comparison counter for Comparator 3. Note 1
		00: COUNTER 1 01: COUNTER 2
17, 16	C3C	10: COUNTER 3
		11: Comparison conditions are not satisfied at any time or remaining pulse
		counter. Selected by RENV5.C3C2.
		Select comparison conditions for comparator 3. Note 3
		0001: RCMP3 data = Comparison counter (regardless of counting direction)
		0010: RCMP3 data = Comparison counter (while counting forward)
		0011: RCMP3 data = Comparison counter (while counting backward)
		0100. RCMP3 data > Comparison counter data
		0101. Comparison conditions are not satisfied at any time
21~18	C3S	0111: Prohibited setting
21 10	000	1000: Use as an output for IDX (synchronizing) signal (regardless of count
		direction).
		1001: Use as an output for IDX (synchronizing) signal (while counting
		forward).
		1010: Use as an output for IDX (synchronizing) signal (while counting
		backward).
		Others: Comparison conditions are not met at any time.
		Select processing to execute when Comparator 3 condition is met.
		00: None (Event interrupt can occur.)
23, 22	C3D	01: Stop Immediately.
		10. Decelerate and stop. 11: Execute processing that is the same as writing PRESHE (002B)
		command
		Select latch timing of COUNTER 1 ~ 3
		00: When LTC signal turns ON.
25, 24	LTM	01: When ORG signal turns ON.
		10: When comparator 2 condition is met.
		11: When comparator 3 condition is met.
		Select COUNTER 3 latch data.
26	LTFD	0: Latch RCUN3 register (COUNTER 3).
		1: Latch RSPD.AS bit (current speed).
		Set latch function by LTC signal, or ORG signal ON and when comparative
27	LTOF	conditions are met.
		U: Disabled.
		1. Eliableu. Set COUNTER 1 clear function immediately after latching COUNTER 1
28	CU11	0: Disabled
20	OUTE	1: Enabled
		Set COUNTER 2 clear function immediately after latching COUNTER 2.
29	CU2L	0: Disabled.
		1: Enabled.
		Set COUNTER 3 clear function immediately after latching COUNTER 3.
30	CU3L	0: Disabled.
		1: Enabled.
		Set the function to reset REST and RIST registers automatically after reading.
31	ISMR	0: Disabled.
		1: Enabled.

- Note 1: When COUNTER 3 is selected as a comparison counter, the LSI compares counted absolute value and comparator data. (Absolute value range: 0 ~ 32,768)
- Note 2: When selecting (+) software limit (RENV4.C1S = 110b) as a comparison condition for comparator 1 and (-) software limit (RENV4.C2S = 110b) as a comparison condition for comparator 2, select COUNTER 1 as the comparison counter.
 When software limit is set, a motor will stop immediately other than the case to select deceleration stop when a condition for comparator 1 are met (RENV4.C1D = 10b) or to select deceleration stop when a condition for comparator 2 is met (RENV4.C2D = 10b). A motor will stop immediately at constant start or decelerate and stop at high speed start when a condition for comparator 1 is met (RENV4.C2D = 10b) and in the case to select deceleration stop when condition for comparator 2 is met (RENV4.C2D = 10b).

At the moment that overflow or underflow of comparison counter occur, comparison status during count up or countdown reverses. Please note that if an upper limit value or lower limit value of comparison counter is set as comparison data.

Note 3: When IDX (synchronizing) signal output is selected as comparator 3 (RENV4.C3S = 1000b, 1001b, 1010b), select counter 3 as a comparison counter. Counter 3 is a dedicated counter for IDX (synchronizing) signal output. Set a positive number as a comparator value.

5.4.4.6 RENV5: Environment setting 5 register

[WRENV5: 00A0h, RRENV5: 00E0h]

This register is used for the Environmental 5 settings. It is mainly used to set feed amount correction data.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSTP	0	C3S2	ADJ						В	R					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		PMG								PD					

Bit	Bit name	Description
11~ 0	BR	Enter a backlash correction amount. (Setting range: 0 ~ 4095)
		Set backlash correction function.
12	ADJ	0: Disabled.
		1: Enabled.
		When RENV4.C3C = 11b, remaining pulse counter can be selected as a
		comparison counter of Comparator 3.
13	C3C2	0: Comparison conditions are not met at any time.
		1: Remaining pulse counter. RPLS or RCIC register will be selected
		automatically.
14	Not defined	(Always set to 0.)
		Set the function to output remaining pulsar signal input.
15	ретр	0: Disabled.
15	FOIF	1: Enabled.
		*Disabled in interpolation operation mode.
		Specify division ratio for pulses on PA and PB signals. The number of pulses is
26 16	חס	divided using the set value/2048. When 0 is entered, the frequency divider will
20~10	FD	be OFF. (= 2048/2048)
		[Setting range: 0 ~ 2,047]
		Specify magnification for pulses on PA and PB signals. The number of pulses is
31 ~ 27	PMG	multiplied by the set value + 1.
		[Setting range: 0 ~ 31]

5.4.4.7 RENV6: Environmental setting 6 register

[WRENV6: 00A1h, RRENV6: 00E1h]

This register is used for the Environmental 6 settings. It is mainly used to enter time for the vibration reduction function. If both RT and FT data are other than zero, the vibration reduction function is turned ON.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							R	ιT.							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							F	:T							

Bit	Bit name	Description
15 ~ 0	RT	Enter reverse rotation time (RT) shown in the figure below. Setting unit is 1.6 μ s. Setting time range is 0 ~ approximately 0.1 s. [Setting range: 0 ~ 65,535]
31 ~ 16	FT	Enter the normal rotation time (FT) shown in the figure below. Setting unit is 1.6 μ s. Setting time range is 0 ~ approximately 0.1 s. [Setting range: 0 ~ 65,535]

The dotted lines in the figure below are pulses added by vibration reduction function.



Setting time [RT, FT] = (a setting value) x 1.6 (μ s)

5.4.4.8 RCUN1: COUNTER 1 (28 bits)

This is a command position counter.

3	31 30 29	28	27 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	8 8 8	&																											

This is a counter used exclusively for command pulses. Setting range: -134,217,728 ~ +134,217,727.

5.4.4.9 RCUN2: COUNTER 2 (28 bits)

This is a mechanical position counter.

[WRCUN2: 00A4h, RRCUN2: 00E4h]

31	30 2	9 28	3 27	26	25 2	24 2	23 2	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	& 8	k &	t I																										

Counter 2 can count three types of pulses: Command pulses, encoder signals and pulse generator signals. Setting range: -134,217,728 ~ +134,217,727.

5.4.4.10 RCUN3: COUNTER 3 (16 bits)

[WRCUN3: 00A5h, RRCUN3: 00E5h]

This is a deviation and general-purpose counter.

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 ´	12 '	11	10	9	8	7	6	5	4	3	2	1	0
	&	&	&	&	&	&	&	&	&	&	&	&	&	&	&	&																

Counter 3 can count three types of deviations: between command pulses and encoder signals, between command pulses and pulse generator signals, and between encoder signals and pulse generator signals. Counter 3 will not count values exceeding the setting and it shows the maximum or minimum value. Setting range: $-32,768 \sim +32,767$.

5.4.4.11 RCMP1: Comparison data for Comparator 1 (28 bit)

Specify comparison data for Comparator 1.

 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 & & & & &

 & & & & &

Setting range: -134,217,728 ~ +134,217,727.

5.4.4.12 RCMP2: Comparison data for Comparator 2 (28 bit)

Specify comparison data for Comparator 2.

 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 & & & & &

Setting range: -134,217,728 ~ +134,217,727.

[WRCMP2: 00A8h, RRCMP2: 00E8h]

[WRCMP1: 00A7h, RRCMP1: 00E7h]

5.4.4.13 PRCP3 (RCMP3): Comparison data for Comparator 3 (28 bit)

[WPRCP3: 00BBh, RPRCP3: 00CBh] [WRCMP3: 00A9h, RRCMP3: 00E9h] Specify comparison data for Comparator 3. PRCP3 is the pre-register for RCMP.

31	30 2 9	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
&	& &	&																												

Setting range: -134,217,728 ~ +134,217,727.

0

0

0

0

0

0

0

5.4.4.14 RIRQ: Event interrupt cause setting register

[WRIRQ: 00ACh, RRIRQ: 00ECh]

0

IRBE

0

This register is to set event interrupt causes. Set bits that you want to enable event interrupts, to 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRNM	IRNP	IRNA	IRSA	IRSD	IROL	IRLT	IRCL	IRC3	IRC2	IRC1	IRDE	IRDS	IRUE	IRUS	IREN
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

0

0

0

0

0

0

Bit	Bit name	Description
0	IREN	When a motor stops normally.
1	IRUS	When a motor starts acceleration.
2	IRUE	When a motor finishes acceleration.
3	IRDS	When a motor starts deceleration.
4	IRDE	When a motor finishes deceleration.
5	IRC1	When Comparator 1 condition is met.
6	IRC2	When Comparator 2 condition is met.
7	IRC3	When Comparator 3 condition is met.
8	IRCL	When the count value is cleared when a CLR signal turning ON.
9	IRLT	When the count value is latched when an LTC signal turning ON.
10	IROL	When the count value is latched when an ORG signal turning ON.
11	IRSD	When SD signal turns ON.
12	IRSA	When STA signal turns ON.
13	IRNA	When the motor starts by the start command (2x01h) of broadcast communication.
14	IRNP	When the motor stops by the stop command (2x02h) of broadcast communication.
15	IRNM	When writing into the pre-register for operation is ready (Change to $MSTS.SPRF = 0.$)
16	IRBE	When completing the current operation while the pre-register is not fixed. (Change to RSTS.PFM = 00b.)
31 ~ 17	Not defined	(Always set to 0.)

5.4.4.15 RLTC1: Latch data for COUNTER 1 (28 bits)

[RRLTC3: 00EFh]

Latch data for COUNTER 1. (Read only.)

3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	&	&	&	&																												

The contents of COUNTER 1 are copied by LTC, an ORG signal turning ON, or LTCH (0029h) command. Data range: -134,217,728 ~ +134,217,727.

5.4.4.16 RLTC2: Latch data for COUNTER 2 (28 bits)

Latch data for COUNTER 2. (Read only.)

3	1 :	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8	k	&	&	&																												

The contents of COUNTER 2 are copied by LTC, ORG signal turning ON or an LTCH (0029h) command. Data range: -134,217,728 to +134,217,727.

5.4.4.17 RLTC3: Latch data for COUNTER 3 (16 bits)

Latch data for COUNTER 3 or RSPD.AS (current speed). (Read only.)

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	С
	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	\$	%																

The contents of COUNTER 3 or RSPD.AS (current speed) are copied by the LTC, an ORG signal turning ON, or an LTCH (0029h) command.

RENV4.LTFD	0	1
Latched data	COUNTER 3	RSPD.AS (0 while stopping)
Data range	-32,768 ~ +32,767	0 = 100,000
"%" bit	Same as bit 15 (Code extension)	Latched data (~ bit 16)
"\$" bit	Same as bit 15 (Code extension)	0

[RRLTC1: 00EDh]

[RRLTC2: 00EEh]

The extension status can be checked. (Read only.)

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SERC	SPCS	SEMG	SSTP	SSTA	SDIN	SSD	SORG	SMEL	SPEL	SALM	SDIR		CI	١D	
-	21	20	20	20	27	26	25	24	22	22	21	20	10	10	17	16
_	51	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10
ĺ	PF	-M	PF	-C	SPH4	SPH3	SPH2	SPH1	SPLS	SCP3	SCP2	SCP1	SINP	SLTC	SCLR	SEZ

Bit	Bit name	Descri	ption
		These bits check operation status. 0000: Stopping 0010: Waiting for completion of ERC timer	0001: Waiting for STA signal input 0011: Waiting for a completion of direction change timer
		0100: Correcting backlash 0110: Feeding at FA constant speed	0101: Waiting for PA and PB signals input 0111: Eeeding at EL constant speed
3~0	CND	1010: Decelerating	1001: Feeding at FH constant speed
0.00	OND	1100: Not defined	1011: Waiting for INP or during vibration restriction
		1110: Not defined	1101: Not defined 1111: Others (controlling start or stop)
		*When FH correction function is enabled	, operation speed may not become be
		FH speed even in FH constant speed fee	eding (RSTS.CND = 1001).See "7.3 FH
		correction".	
4	SDID	Select operation direction	
4	SDIK	1^{-} direction	
5	SALM	1: ALM signal is ON.	
6	SPEL	1: +EL signal is ON.	
7	SMEL	1: −EL signal is ON.	
8	SORG	1: ORG signal is ON.	
9	SSD	1: SD signal is ON. (SD latch status.)	
10	SDIN	1: SD signal is ON. (SD terminal input	status.)
11	SSTA	1: STA signal is ON.	
12	SSTP	1: STP signal is ON.	
13	SEMG	1: EMG signal is ON.	
14	SPCS	1: PCS signal is ON.	
15	SERC	1: ERC signal is ON.	
16	SEZ	1: EZ signal is ON.	
17	SCLR	1: CLR signal is ON.	
18	SLTC	1: LTC signal is ON.	
19	SINP	1: INP signal is ON.	
20	SCP1	1: When a CMP1 comparison conditio	n is met.
21	SCP2	1: When a CMP2 comparison conditio	n is met.
22	SCP3	1: When a CMP3 comparison conditio	n is met.
23	SPLS	1: When pulse output is ON.	
24	SPH1	1: When PH1 signal is H level.	
25	SPH2	1: When PH2 signal is H level.	
26	SPH3	1: When PH3 signal is H level.	
27	SPH4	1: When PH4 signal is H level.	

Bit	Bit name	Description
		Monitor the usage of pre-register for comparator 3.
20.20	DEC	00: Both register and pre-register are unfixed.
29, 20	FFC	01: Register is fixed and pre-register is unfixed.
		1X: Both register and pre-register are fixed. (New writing is impossible.)
		Monitor the usage of pre-register for operation.
21 20		00: Both register and pre-register are unfixed.
31, 30	PFIM	01: Register is fixed and pre-register is unfixed.
		1X: Both register and pre-register are fixed. (New writing is impossible.)

5.4.4.19 REST: Error interrupt status

Reading this register, you can check an error interrupt cause The corresponding bit will be "1" when that an error interrupt has occurs.

This register is reset by the following processing.

1. When RENV4.ISMR = 0 (default status).

All bits are reset automatically by reading this register. Writing data that only bits to be reset are 1 resets this register.

2. When RENV4.ISMR = 1.

This register is reset by writing data that only bits to be reset are 1. That is, all are reset by writing data that had read.

Note. When RENV4.ISMR = 0, if automatic retry occurs because of communication error in the communication to read this register, data is read again after automatic reset and send the data. Therefore, we recommend the setting RENV4.ISMR = 1 that does not reset automatically by reading.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ESDT	ESPE	ESEE	ESOR	0	ESNT	ESPO	ESSD	ESEM	ESSP	ESAL	ESML	ESPL	ESC3	ESC2	ESC1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	ENST	ESWM	ESPM	ECKM	EFAJ	ESAO	ESIP

Bit	Bit name	Description
0	ESC1	1: Stopped when a Comparator 1 condition is met. (+SL)
1	ESC2	1: Stopped when a Comparator 2 condition is met. (-SL)
2	ESC3	1: Stopped when a Comparator 3 condition is met.
3	ESPL	1: Stopped by +EL signal turning ON.
4	ESML	1: Stopped by -EL signal turning ON.
5	ESAL	1: Stopped by ALM signal turning ON.
6	ESSP	1: Stopped by STP signal turning ON.
7	ESEM	1: Stopped by EMG signal turning ON.
8	ESSD	1: Decelerated and stopped by SD signal turning ON.
9	ESPO	1: An overflow occurred in PA and PB signal input buffer counter.
10	ESNT	1: Stopped by watchdog timer with communication error. (Communication line disconnection, etc.)
11	Not defined	(Always set to 0.)
12	ESOR	1: When writing position override command (WRMVOR) while a motor is stopping.
13	ESEE	1: When EA and EB signals changed simultaneously. (The motor does not stop.)
14	ESPE	1: When PA and PB signals changed simultaneously. (The motor does not stop.)
15	ESDT	1: Simultaneously stopped by data error for interpolation operation (Note.1)
16	ESIP	1: Simultaneously stopped by abnormal stop of other axes.
17	ESAO	1: Stopped by exceeding the circular interpolation range (28 bits)
18	EFAJ	1: When synchronizing status of clock for motor control is lost. (A motor does not stop.)
19	ECKM	1: Stopped when communication error had occurred the specified times in receiving communication for synthesizing clock continuously.
20	ESPM	1: Stopped when communication error had occurred the specified times in receiving communication for simultaneous stop continuously.
21	ESWM	1: Stopped when communication error had occurred the specified times in receiving communication for senor signal substitute input
22	ENST	1: Writing start command for next operation (NSTAFL, NSTAFH, NSTAD, NSTAUD) while a motor is stopping
31 ~ 23	Not defined	(Always set to 0.)

Note 1: An error interrupt occurs when a start command is written with the following data setting.

In linear interpolation: (RMV = 0) and (RMVY = 0)

2. In circular interpolation: ((RIP = 0) and (RIPY = 0)) or ((RMV = RIP) and (RMVY = RIPY))

5.4.4.20 RIST: Even interrupt status

Reading this register, you can check an even interrupt cause. The corresponding bit will be "1" when that an event interrupt has occurs. You can select event interrupt causes by RIRQ register.

This register is reset by the following process.

- When RENV4.ISMR=0 (default status). All bits are reset automatically by reading this register. Writing data that only bits to be reset are 1 resets this register.
- When RENV4.ISMR=1. This register is reset by writing data that only bits to be reset are 1. That is, all are reset by writing data that had read.

Note: When RENV4.ISMR=0, if automatic retry occurs because of communication error in the communication to read this register, data is read again after automatic reset and send the data. Therefore, we recommend the setting RENV4.ISMR=1 that does not reset automatically by reading.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ISNM	ISNP	ISNA	ISSA	ISSD	ISOL	ISLT	ISCL	ISC3	ISC2	ISC1	ISDE	ISDS	ISUE	ISUS	ISEN
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ISBE

Bit	Bit name	Description
0	ISEN	1: Stopped normally.
1	ISUS	1: Starting acceleration.
2	ISUE	1: Ending acceleration.
3	ISDS	1: Starting deceleration.
4	ISDE	1: Ending deceleration.
5	ISC1	1: When a comparator 1 condition is met.
6	ISC2	1: When a comparator 2 condition is met.
7	ISC3	1: When a comparator 3 condition is met.
8	ISCL	1: When CLR signal turning ON.
9	ISLT	1: When LTC signal turning ON.
10	ISOL	1: When ORG signal turning ON.
11	ISSD	1: When SD signal turns ON.
12	ISSA	1: When STA signal turns ON.
13	ISNA	1: Started by a start command of broadcast communication (2x01h).
14	ISNP	1: Stopped by a stop command of broadcast communication (2x02h).
15	ISNM	1: When the pre-register for the next operation is ready for writing. (Change to MSTS.SPRF = 0).
16	ISBE	1: When completing the current operation while the pre-register is not fixed. (Change to RSTS.PFM = 00b).
31 ~ 17	Not defined	(Always set to 0.)

5.4.4.21 RPLS: Positioning counter (28 bits)

[RRPLS: 00F4h]

This register is used to check a value of a positioning counter. (Read only) This is used as a remaining pulse counter of positioning operation mode.

31 30	29	28 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0																											

Positioning counter sets feed amount calculated from RMV register value in positioning operation mode. Positioning counter count down to 0 every pulse output. Remaining pulse counter's specification in positioning operation mode is the same as one of positioning counter.

5.4.4.22 RSPD: Current speed monitor

[RRSPD: 00F5h] This register is used to check current speed, EZ count value and idling counter value. (Read only.)

)) 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							A	S							
••															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0		IDC			EZ	ZC		0	0	0	AS
															((

Bit	Bit name	Description
16 ~ 0	AS	The current speed can be checked by a step value (same units as for RFL register and RFH register). When a motor is stopped, the value is 0.
19 ~ 17	Not defined	(Always set to 0.)
23 ~ 20	EZC	The value of EZ signal input counter that is used for an origin return can be checked. For details, see "6.6 EZ count operation mode".
26 ~ 24	IDC	An idling count value can be checked.
31 ~ 27	Not defined	(Always set to 0.)

5.4.4.23 RSDC: Ramping-down point auto calculated value register (24 bit)

[RRSDC: 00F6h]

This register is used to check ramping-down point value that is calculated automatically, for the positioning operation. (Read only.)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0																								

5.4.4.24 RSYN: Synchronizing control register

[WRSYN: 008Fh, RRSYN: 00FFh]

This register is used to set synchronizing information among the multiple G9103Cs. For details, see "8.17 Synchronizing function with other axes".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SYNE			DN	STP			SYON	SYNC			DN	NST		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FAM								FAWL				FAL			

Bit	Bit name	Description
5 ~ 0	DNMST	Set device number of the clock master LSI for synchronizing clock for motor control.
6	SYNC	Set clock synchronizing function for motor control. 0: Disabled. 1: Enabled. (Bit definition of main status changes.)
7	SYON	 Check clock synchronizing status for motor control. 0: Not synchronized. 1: Synchronized. This bit is read only and ignored when written. When synchronizing control in interpolation operation, etc. is used, check RSYN.SYON = 1.
13 ~ 8	DNSTP	Set a device number of monitor target LSI for synchronizing function of simultaneous stop.
14	SYNE	Set a synchronizing function of simultaneous stop.0: Disabled.1: Enabled (Bit definition of main status changes.)

Bit	Bit name	Description
15	not defined	(Always set to 0.)
22 ~ 16	FAL	Set a limit of frequency correction. When correction frequency is over the limit, this condition is regarded as a synchronizing error. However, when 0 is set, this function to detect errors turns OFF.
23	FAWL	 When frequency fluctuation range is more than plus or minus 7, this condition is regarded as a synchronizing error. Disabled. Enabled
31 ~ 24	FAM	Monitor the frequency correction amount for clock synchronization. This bit is read only and ignored when written. For details, see "8.17.1 Clock Synchronizing function of clock for motor control."

5.4.4.25 RSYN 2: Synchronizing control register

[WRSYN2:00ABh, RRSYN2:00EBh]

This register is used to set the synthesizing information among the multiple G9103Cs. For details, see "8.17 Synchronizing function with other axes".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SPME	SAME	ALME	EMME	ORME	SDME	MEME	PEME	PNS	SWM			DNS	SWM			
0.4	00		00	07	00	05	0.1	00		04	00	10	40	47	10	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	0	0	0		SWI	MEV			SPI	MEV		CKMEV				

Bit	Bit name	Description
5 ~ 0	DNSWM	Specify device number of I/O device that substitutes for sensor signal (STP, STA, ALM, EMG, ORG, SD, -EL, +EL)
7, 6	PNSWM	Specify a port number of I/O device that substitutes for a sensor signal.
		Select input of +EL signal.
8	PEME	0: Use +EL terminal.
		1: Use bit 0 input of I/O device port.
		Select input of –EL signal.
9	MEME	0: Use –EL terminal.
		1: Use bit 1 input of I/O device port.
		Select input of SD signal.
10	SDME	0: Use SD terminal.
		1: Use bit 2 input of I/O device port.
		Select input of ORG signal.
11	ORME	0: Use ORG terminal.
		1: Use bit 3 input of I/O device port.
		Select input of EMG signal.
12	EMME	0: Use EMG terminal.
		1: Use bit 4 input of I/O device port.
		Select input of ALM signal.
13	ALME	0: Use ALM terminal.
		1: Use bit 5 input of I/O device port.
		Select input of STA signal.
14	SAME	0: Use STA terminal.
		1: Use bit 6 input of I/O device port.
		Select input of STP signal.
15	SPME	0: Use STP terminal.
		1: Use bit 7 input of I/O device port.
		Specify the maximum number of continuous error occurrence for monitoring
19~16	CKMEV	clock synchronizing communication.
		If monitoring errors occur continuously specified times, a motor stops as error
		stop. when U is selected as a specified value, error stop does not occur.
		Specify the maximum number of continuous error occurrence for monitoring
23 ~ 20	SPMEV	If monitoring errors occur continuously specified times, motor stops as error
		stop. When 0 is selected as a specified value, error stop does not occur.
		Specify the maximum number of continuous error occurrence for monitoring
27~24	SWMEV	sensor substitute communication.
		If monitoring errors occur continuously specified times, motor stops as error
		stop. When 0 is selected as a specified value, error stop does not occur.
31 ~ 28	not defined	Always set to 0.

5.4.4.26 RMEC: communication monitoring error counter

[RRMEC:00CFh]

This register is used to read an error count to monitor errors in communication for clock synchronization, simultaneous stop and sensor signal substitute input.

For details, see "8.17 Synchronizing function with other axes".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			SP	EC							СК	EC			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0				SW	/EC			

Bit	Bit name	Description
7 ~ 0	CKEC	The number of error occurrence for monitoring communication for clock synchronization. (0 ~ 255) This value is cleared to 0 by default and after CKMECR (0030h) command is issued. Count value stops at 255.
15 ~ 8	SPEC	The number of error occurrence for monitoring communication for simultaneous stop. $(0 \sim 255)$ This value is cleared to 0 by default and after SPMECR (0031h) command is issued. Count value stops at 255.
23 ~ 16	SWEC	The number of error occurrence for monitoring communication for sensor substitute input. (0 ~ 255) This value is cleared to 0 by default and after SWMECR (0032h) command is issued. Count value stops at 255.
31 ~ 24	not defined	Always set to 0.

5.4.4.27 RGNO: General-purpose register (32 bits)

[WRGN0:0087h, RRGN0:00F7h]

This register is a general-purpose register and does not affect motor control. This register is used to set company ID and model ID. Company ID is controlled by NPM and model ID is controlled by customers. For details, see "8.18 Unit ID control function".

) 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CID					MID										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CID														
															(

Bit	Bit name	Description
11 ~ 0	MID	This is used for model ID.
31 ~ 12	CID	This is used for company ID.

5.4.4.28 RGN1 ~ 3: General-purpose registers 1 ~ 3 (each 32 bits)

[WRGN1:0088h, RRGN1:00F8h] [WRGN2:0089h, RRGN2:00F9h] [WRGN3:008Ah, RRGN3:00FAh]

This register is a general-purpose register and does not affect motor control. This register can be used to transfer parameters to a local CPU when G9103C and CPU are connected by serial bus. For details, see "8.19 CPU connection function".

31	30	29	20	21	20	20	24	23	22	21	20	19	10	17	10	15	14	13	12	11	10	9	0	1	0	5	4	3	2	1	U

6. Operation Mode

Specify basic operation mode using operation mode register (RMD.MOD).

6.1 Continuous operation mode using command control

This is a mode of continuous operation. After a start command is written, operation continues until a stop command is written.

RMD.MOD	Operation mode	Direction of movement
00h	Continuous operation by a command	(+) direction
08h	Continuous operation by a command	(-) direction

A motor stops by EL signal corresponding to the direction of operation turning ON.

When operation direction is positive, +EL is enabled.

When operation direction is negative, -EL is enabled.

In order to start operation in the reverse direction after stopping the motion by +EL or –EL signal turning ON, a new start command must be written.

6.2 Positioning operation mode

The following seven operation types are available for positioning operations.

RMD.MOD	Operation mode	Direction of movement
/1h	Positioning operation (specify the	(+) direction when $RMV > 0$
4111	incremental position)	(−) direction when RMV < 0
12h	Positioning operation (specify the	(+) direction when RMV > RCUN1
4211	absolute position in COUNTER 1)	(−) direction when RMV < RCUN1
426	Positioning operation (specify the	(+) direction when RMV > RCUN2
4311	absolute position in COUNTER 2)	(−) direction when RMV < RCUN2
446	Return operation to command	(+) direction when RCUN1 < 0
4411	position 0 (COUNTER1)	(-) direction when RCUN1 > 0
456	Return operation to machine	(+) direction when RCUN2 < 0
4011	position 0 (COUNTER 2)	(-) direction when RCUN2 > 0
46h	One pulse operation	(+) direction
4Eh	One pulse operation	(-) direction
47h	Timer operation	

6.2.1 Positioning operation (specify incremental position)

This is a positioning mode to feed a value specified in RMV register. The feed direction is automatically specified by a sign set in RMV register.

RMD.MOD: 41h positioning operation (specify incremental position)

At the start, the RMV register setting is loaded into RPLS register.

RPLS register counts down each pulse output and stops when the counter reaches 0. When you set a RMV register value to 0 and start positioning operation, the LSI will stop immediately without

outputting pulses.

Target position can be overridden by writing a new target position into RMV register while motor is running.

6.2.2 Positioning operation (specify an absolute position in COUNTER 1)

This mode is to feed only the difference between a RMV register value and a COUNTER 1 register value. The feed direction is automatically specified by the magnitude relation between a RMV register value and a RCUN1 register value.

RMD.MOD: 42h positioning operation (specify an incremental position in COUNTER 1)

At the start, an absolute value of the difference between a RMV setting and a value stored in RCUN1 is loaded into RPLS register

RPLS register counts down each pulse output and stops when the counter reaches 0.

When you set a RMV register value to 0 and start a positioning operation, the LSI will stop immediately without outputting pulses.

Target position can be overridden by writing a new target position into RMV register while motor is running. Because RCUN1 register value is saved at the start, target position cannot be override by writing a value to RCUN1 register.

6.2.3 Positioning operation (specify absolute position in COUNTER 2)

This mode is to feed only the difference between a RMV register value and a COUNTER 1 register value. The feed direction is automatically specified by the magnitude relation between a RMV register value and a RCUN2 register value.

RMD.MOD: 43h positioning operation (specify incremental position in COUNTER 1)

At the start, the absolute value of the difference between a RMV setting and a value stored in RCUN2 register is loaded into RPLS register

RPLS register counts down each pulse output and stops when the counter reaches 0.

When you set RMV register value to 0 and start a positioning operation, the LSI will stop immediately without outputting pulses.

Target position can be overridden by writing a new target position into RMV register while motor is running. Because RCUN2 register value is saved at the start, target position cannot be override by writing a value to RCUN2 register.

This is not a feedback control. Therefore, a RCUM2 register value may not be the same as a RMV register value at operation complete in the case that an encoder is selected as RCUN 2 register input.

6.2.4 Command position 0 return operation

This mode continues operation until a RCUN1 register value becomes zero. The feed direction is automatically specified by a sign of RCUN1 register value at the start.

RMD.MOD: 44h command position 0 return operation

This operation is the same as when positioning (specify the absolute position in COUNTER 1) by entering zero in RMV register.

6.2.5 Mechanical position 0 return operation

This mode is used to continue operations until a RCUN2 register value becomes zero. The feed direction is automatically specified by a sign of RCUN2 register value at the start.

RMD.MOD: 45h command position 0 return operation

This operation is the same as when positioning (specify the absolute position in COUNTER 2) by entering zero in RMV register.

6.2.6 One pulse operation

This mode outputs a single pulse.

RMD.MOD: 46h (+) direction one pulse operation 4Eh (-) direction one pulse operation

This operation is identical to a positioning operation (incremental target positioning) that writes a "1" (or "-1") to RMV register.

6.2.7 Timer operation

This mode allows the internal operation time to be used as a timer.

The internal effect of this operation is identical to the positioning operation. However, the LSI does not output any pulses.

RMD.MOD: 47h (+) timer operation

The internal operation time using a constant speed start command will be a product of an output frequency of command pulses and RMV register setting.

(Ex.: When the frequency is 1000 pps and RMV register is set to 120 pulses, the internal operation time will be 120 ms.)

Set a positive number (1 ~ 134,217,727) into RMV register.

+EL signal, -EL signal, SD signal, and software limits are ignored. These are always treated as OFF. ALM signal, STP signal, and EMG input signals are enabled.

Backlash correction, vibration restriction function, and change direction timer function stop. Count of COUNTER 1 also stops.

Regardless of RMD.MINP setting, an operation complete delay controlled by INP signal will not occur.

In order to eliminate errors in the internal operation time, set "When output pulse cycle is complete" (RMD.METM = 0) as the operation. Even if "When output pulse cycle is complete" is selected, an error $T_{err} = 750 - \left(\frac{5,000,000}{RFH}\right)$ ns occurs. If STAFL (0050h) command is used, replace the above a RFH register value with a RFL register value.

6.3 Pulse generator (PA, PB) input mode

This mode is used to allow operations synchronized with a pulse generator signal input. Input of pulse generation signals can be enabled (RENV2.POFF=0) and applying a filter can be also enabled (RENV2.PINF=0).

After writing a start command, the LSI will output pulses from OUT terminal or DIR terminal according to output pulse mode when pulse generator signal is input to PA and PB terminals.

Use STAFL (0050h) command or STAFH (0051h) command as a start command.

Four I/Fs are available to input pulse generator signals from PA and PB terminals.

- 90 degree phase difference signal 1x
- 90 degree phase difference signal 2x
- 90 degree phase difference signal 4x
- Input Two pulse signal (Up pulse and down pulse)

Note: Backlash correction function is available with pulse generator input mode. However, reversing pulse generator input while the backlash correction is unavailable.

Besides the above 1x to 4x input I/F, the G9103C has a multiplication circuit of $1x \sim 32x$ frequency multiplier and n/2048 frequency divider. For setting the multiplication from $1x \sim 32x$, specify RENV5.PMG bit and for setting the divider of n/2048, specify RENV5.PD bit. "n" is "1 ~ 2048.



4) When inputting Two-pulse input (RENV2.PIM=11b).

PA	
РВ	
UP1	
DOWN1	
When 3 will be	(RENV5.PMG = 2) is set as the multiplication rate of $1x \sim 32x$ frequency multiplier, operation timing follows.
UP1	_^
DOWN1	

When 512/2048 (RENV5.PD = 512) is set as the divided rate of n/2048 frequency divider, operation timing will be as follows.

ഹ

UP2	سسس	 ഹ്			
DOWN2			൝	ഹറ	nn
UP3		 			
DOWN3					

Input of pulse generator signal causes output internal pulses at FL speed or FH speed partially discrete. Therefore, there may be a difference in the timing between pulse generator input and output pulses, up to an internal pulse frequency period.

The maximum input frequency of pulse generator signals (FP) is restricted by FL speed when STAFL (0050H) command is used and by the FH speed when STAFH (0051H) command is used. The LSI generates an interrupt as errors when both PA and PB signals inputs change simultaneously, or when the input frequency exceeded FP and the input/output buffer counter (16-bit) overflows. Error interrupt cause can be monitored by REST register.

1. In the case of RENV5.PD $\neq 0$

DOWN2

FP < (FL speed or FH speed) / PIM / (RENV5.PMG+1) / (RENV5.PD / 2048)

2. In the case of RENV5.PD = 0

FP < (FL speed or FH speed) / PIM / (RENV5.PMG+1)

"PIM" in the above FP calculation formula is a setting value in RENV2.PIM bit and as follows.

Pulse generator signal input I/F	RENV2.PIM	PIM
90 degree phase deference 1x	00	1
90 degree phase deference 2x	01	2
90 degree phase deference 4x	10	4
Two pulse signal	11	1

<Examples of the relationship between FH or FL speed and the maximum pulsar input frequency FP>

RENV2.PIM setting	PMG setting value	PD setting value	Usable range
00 degree phase	0 (1x)	0	FP < FH (FL) / 1 / 1
difference 1x	0 (1x)	1024	FP < FH (FL) / 1 / 1 x 2
	2 (3x)	0	FP < FH (FL) / 1 / 3
00 degree phone	0 (1x)	0	FP < FH (FL) / 2 / 1
difference 2x	0 (1x)	1024	FP < FH (FL) / 2 / 1 x 2
difference 2X	2 (3x)	0	FP < FH (FL) / 2 / 3
00 degree phone	0 (1x)	0	FP < FH (FL) / 4 / 1 x 2
difference 4x	0 (1x)	1024	FP < FH (FL) / 2
difference 4x	2 (3x)	0	FP < FH (FL) / 4 / 3
	0 (1x)	0	FP < FH (FL) / 1 / 1
Two-pulse input	0 (1x)	1024	FP < FH (FL) / 1 / 1 x 2
	2 (3x)	0	FP < FH (FL) / 1 / 3
<	Frequency of FP	>	
A			
в Г			

Note: When pulse generator signals input frequency fluctuates, take the shortest frequency, not average frequency, as "Frequency of FP" above.

<Setting relationship of PA and PB signals>

Note 1. When describing register bit in the right column of the following table, "n" refers to a bit position.

PA and PB signal input	<renv2.pim></renv2.pim>	[RENV2]	(WRITE)
00: 90 degree phase difference, 1x		15	8
(Count forward when the PA signal input phase is leading).			
01: 90 degree phase difference, 2x			
(Count forward when the PA signal input phase is leading).			
10: 90 degree phase difference, 4x			
(Count forward when the PA signal input phase is leading).			
11: Count forward on the rising edge of PA.			
Count backward on the rising edge of PB.			
Function to reverse count direction by PA and PB signal input	<renv2.pdir></renv2.pdir>	[RENV2]	(WRITE)
0: Disabled.		23	16
1: Enabled.			n
Function to input PA and PB signals	<renv2 pofe=""></renv2>	IRENV21	(WRITE)
0: Disabled		22	(=)
1: Enabled.		23	10
			- n
Input filter function of PA and PB signals.	<renv2.pinf></renv2.pinf>	[RENV2]	(WRITE)
0: Enabled. Set a filter on PA/PB input. G9103C ignores signa	als shorter than	15	8
150ns.			
1: Disabled.		- - n -	
Operation status	<rsts.cnd></rsts.cnd>	[RSTS]	(READ)
0101: Wait for PA and PB signal input.		7	0
Error interrupt status	<rest.espe></rest.espe>	[REST]	(READ)
1: When PA and PB signals changed simultaneously. (A mo	tor does not stop).	15	8
		- n	
Error interrupt status	<rest.esp0></rest.esp0>	[REST]	(READ)
1: When overflow of buffer counter to input PA and PB sign	nals occurs.	15	. ,
			n -

The pulse generator input mode has the following 14 operation types.

RMD.MOD	Operation mode	Direction of movement
01h	Continuous operation synchronized with PA and PB	Determined by the PA and PB input.
51h	Positioning operation (incremental position) synchronized with PA and PB	Determined by the sign of RMV value.
52h	Positioning operation (COUNTER 1 absolute position) synchronized with PA and PB	Determined by the relationship of RMV and RCUN1 register.
53h	Positioning operation (COUNTER 2 absolute position) synchronized with PA and PB	Determined by the relationship of RMV and RCUN2 register.
54h	Zero return operation of command position (COUNTER 1) synchronized with PA and PB	Determined by a sign of a value in COUNTER 1.
55h	Zero return operation of mechanical position (COUNTER 2) synchronized with PA and PB	Determined by a sign of a value in COUNTER 2.
68h	Continuous linear interpolation synchronized with PA and PB (output X axis pulse)	Determined by a direction of interpolation.
69h	Linear interpolation synchronized with PA and PB (output X axis pulse)	Determined by a direction of interpolation.
6Ch	CW directional circular linear interpolation synchronized with PA and PB (output X axis pulse)	Determined by a direction of interpolation.
6Dh	CCW directional circular interpolation synchronized with PA and PB (output X axis pulse)	Determined by a direction of interpolation.
78h	Continuous linear interpolation synchronized with PA and PB (output Y axis pulse)	Determined by a direction of interpolation.
79h	Linear interpolation synchronized with PA and PB (output Y axis pulse)	Determined by a direction of interpolation.
7Ch	CW directional circular interpolation synchronized with PA and PB (output Y axis pulse)	Determined by a direction of interpolation.
7Dh	CCW directional circular interpolation synchronized with PA and PB (output Y axis pulse)	Determined by a direction of interpolation.

Note: In the case of multiplication operation by RENV2.PIM bit and RENV5.PMG bit, a motor will stop immediately by STOP (0049h) command. In the case, output pulse amount may not be integral multiple of multiplication.

If you want to delay stop until output pulse amount become an integral multiple of multiplication, set remaining output function of pulse generator signal input to enabled (RENV5.PSTP = 1) and write stop (0049h) command.

If you want to stop operation before output pulse amount become integral multiple of multiplication, set remaining output function of pulse generator signal input to disabled (RENV5.PSTP = 0) and write STOP (0049h) command.

However, in interpolation mode (RMD.MOD = 68h, 69h, 6ch, 6Dh, 78h, 79h, 7Ch, 7Dh), a motor will stop immediately by STOP (0049h) command even though remaining output function of pulse generator signal input to enabled (RENV5.RSTP = 1).

6.3.1 Continuous operation synchronized with PA and PB

This mode allows continuous operation using pulse generator signals. Without PA and PB signal connection change, feed direction can be changed by RENV2.PDIR bit.

RMD.MOD: 01h PA and PB synchronizing continuous operation

Pulse generator input I/F	RENV2.PDIR	Feed direction	PA and PB signal input
		(+) direction	When PA signal phase leads PB signal
	0		phase.
00 degree phase	0	 (-) direction 	When PB signal phase leads PA signal
difference signal (1x, 2x)			phase.
and $4x$		(+) direction	When PB signal phase leads PA signal
	1		phase.
	I	(-) direction	When PA signal phase leads PB signal
			phase.
	0	(+) direction	PA signal rising edge
	0	(-) direction	PB signal rising edge
i wo-puise signal	1	(+) direction	PB signal rising edge
	Ι	(-) direction	PA input rising edge

The G9103C stops operation when EL signal in the current feed direction turns ON. However, the G9103C can be operated in the opposite direction without writing a start command again.

When the motor is stopped by EL turning ON, no error interrupt (MSTS.SERR) will occur and error interrupt status (REST) is not changed.

To release operation mode, write STOP (0049h) command.

6.3.2 Positioning operations synchronized with PA and PB (specify incremental position)

This positioning is synchronized with pulse generator input by using RMV setting as an absolute position data.

The direction of movement is determined by a sign of RMV register

RMD.MOD: 51h PA and PB synchronizing positioning operation (specify incremental position)

At the start, a RMV register value is loaded into RPLS register. When pulse generator signals are input, the G9103C outputs pulses and counts down a RPLS register value. When a RPLS register value reaches "0," operation stops and the G9103C ignores any further PA/PB input. If you try to start with setting RMV register to 0, the G9103C will not output any pulses and it will stop immediately.

6.3.3 Positioning operation synchronized with PA and PB signals (specify the absolute position to COUNTER 1)

This positioning is synchronized with pulse generator input by using RMV setting as the absolute value for RCUN1 register.

The direction of movement is determined by the relationship between a value in RMV and a value in RCUN1 register.

RMD.MOD : 52h PA and PB synchronizing positioning operation (specify absolute position)

At the start, the difference between a value in RMV and RCUN1 register is loaded into RPLS register. When PA and PB signals are input, the G9103C outputs pulses and counts down a RPLS register value. When a RPLS register value reaches "0," the G9103C ignores any further PA/PB input. If you try to start with RMV = RCUN1, the G9103C will not output any pulses and it will stop immediately.

6.3.4 Positioning operation synchronized with PA and PB signals (specify the absolute position in COUNTER 2)

The operation procedures are the same as positioning operation synchronized with PA and PB signals (RMD.MOD = 52h) except that this function uses RCUN2 register instead of RCUN 1 register.

RMD.MOD : 53h PA and PB synchronizing positioning operation (specify absolute position)

6.3.5 Command position zero return operation synchronized with PA and PB signals

This operation is synchronized with pulse generator signals and operates until a RCUN register value reaches 0. Command pulses and operation direction is automatically calculated internally by a RCUN register value at the start.

RMD.MOD: 54h command position zero return operation synchronized with PA and PB

When the RCUN1 register is set to zero and operation is started, the LSI will stop movement on the axis immediately, without outputting any command pulses.

6.3.6 Mechanical position zero return operation synchronized with PA and PB signals

The operation is the same as command position zero return operation synchronized with PA and PB signals (RMD.MOD = 54h) except that this function uses RCUN2 register instead of RCUN 1 register.

RMD.MOD : 55h mechanical position zero operation synchronized with PA and PB signals

6.3.7 Interpolated operation synchronized with PA and PB signals

This mode is used to operate interpolation synchronized with a pulse generator input. The feed direction is the same as the normal interpolation. Even If a pulse is reversed, the direction of interpolation is not changed.

RMD.MOD : 68h continuous linear interpolation synchronized with PA and PB (X axis pulse)
69h linear interpolation synchronized with PA and PB (X axis pulse)
6Ch CW direction circular interpolation synchronized with PA and PB (X axis pulse)
6Dh CCW direction circular interpolation synchronized with PA and PB (X axis pulse)
78h Continuous linear interpolation synchronized with PA and PB (Y axis pulse)
79h Linear interpolation synchronized with PA and PB (Y axis pulse)
7Ch CW direction circular interpolation synchronized with PA and PB (Y axis pulse)
7Dh CCW direction circular interpolation synchronized with PA and PB (Y axis pulse)

For details, see "6.7 Interpolation operation mode".

6.4 Origin position operation mode

The following six origin position operation modes are available.

RMD.MOD	Operation mode	Direction of movement			
10h	Origin return operation	(+) direction			
18h	Origin return operation	(-) direction			
12h	Leaving from origin position operation	(+) direction			
1Ah	Leaving from origin position operation	(-) direction			
15h	Origin search operation	(+) direction			
1Dh	Origin search operation	(-) direction			

Depending on operation method, origin position operation uses ORG, EZ, +EL or -EL signals.

Specify input logic of ORG signal in the RENV1 ORGL bit. This register's terminal status can be checked with RSTS.SORG bit.

Specify input logic of the EZ signal in RENV2.EZL bit. Specify the number of EZ count that indicates an origin return complete in RENV3.EZD bit. This register's terminal status can be checked by reading the RSTS.SEZ bit.

Specify logic for +EL and –EL signals using ELL terminals. Specify the operation to execute when the signal turns ON (immediate stop/deceleration stop) in RENV1.ELM bit. This terminal status can be monitored with RSTS.SPEL bit (+EL signal) and RSTS.SMEL bit (-EL signal).

An input filter can be applied to the ORG, EL and -EL signal in RENV1.FLTR bit.

Input logic of ORG signal	<renv1.orgl></renv1.orgl>	[RENV1]	(WRITE)
0: Negative logic		7	0
1: Positive logic		n	
Input status of ORG signal	<rsts.sorg></rsts.sorg>	[RSTS]	(READ)
0: OFF		15	8
1: ON			n
Input type of EZ signal	<renv2.ezl></renv2.ezl>	IRENV21	(WRITE)
0: Falling edge		15	8
1: Rising edge			
EZ count value used in origin return			
$0000 \sim 1111$: 1st ~ 16th (e.g. 0100b = 5th)			
Input status of EZ signal	<rsts.sez></rsts.sez>	[RSTS]	(READ)
		23	16
			n
Input logic of EZ signal	<ell input="" terminal=""></ell>		
L: Positive logic			
H: Negative logic			<u> </u>
Processing used when the +EL or -EL signal turns ON	<renv1.elm></renv1.elm>	[RENV1]	(WRITE)
0: Stop Immediately. 1: Decelerate and stop		7	0
			n
Input status of +EL signal	<rsts.spel></rsts.spel>	[RSTS]	(WRITE)
0: OFF		7	0
1: ON		- n	·
Input status of -EL signal	<rsts.smel></rsts.smel>	[RSTS]	(WRITE)
0: OFF		7	0
1: ON		n	
Input filter function of +ELEL and ORG signals	<renv1.fltr></renv1.fltr>	IRENV11	(WRITE)
0: Enabled. Pulses shorter than 4 µs will be ignored.		31	、
1: Disabled.			

After writing a start command, a motor will continue feeding until an origin return complete condition are met. RMD.MOD: 10h (+) direction origin return operation

18h (-) direction origin return operation

When an origin return is completed, the LSI will clear the counter at the origin position and output an ERC (deviation counter clear) signal while the motor is stopping.

RENV3 register is used to set a basic origin return method and whether or not to clear the counter when the origin return is completed. RENV1 register is used to set whether or not to output an ERC signals. For details about the ERC signal, see "8.6.2 ERC signal"

FULUE	calls about the ENC signal, see 0.0.2 ENC signal .			
Select a	an origin return method.	<renv3.orm></renv3.orm>	[RENV3]	(WRITE)
0000	: Origin return operation 0		7	0
-	When ORG signal turns ON, a motor will stop immediately	v at constant start		
	or decelerate and stop at high speed start.		- - - -	nnnn
-	COUNTER clear timing: When ORG signal turns ON.			
0001	: Origin return operation 1			
- ,	After ORG signal turns ON, a motor will stop immediately a	t constant start or		
	decelerate and stop at high speed start. Then, it feeds in t	he opposite		
	direction at FA constant speed until ORG signal turns OFF	Then, the motor		
,	will move back in the original direction at FA speed and sto	op immediately		
,	when ORG signal turns ON again.	-p		
_	COUNTER clear timing: When ORG signal turns ON after	move at FA		
	sneed			
	50000.			
0010	Origin return operation 2			
0010	A motor operates until OPC signal turps ON a motor will a	ston immediately		
	at constant start when the LSI finish counting the specified	h number of EZ		
•	al constant start when the Lor mish counting the specified			
	when the LSI finishes counting the specified number of EZ	Z pulcos		
	COUNTED clear timing: When finishing counting the specified	- puises.		
	COUNTER clear unning. When missing counting the specific			
	Juises.			
0011	Origin return operation 3			
0011.	A motor operation 5	ston immodiately		
	A motor operates until OKG signal turns ON. A motor will s	sup inifieutately		
	finishes sounting the specified number of EZ pulses	t when the LSI		
	COUNTED clear timing: When finishing counting the specific	fied number of E7		
	COUNTER clear unning. When himshing counting the specific			
	Juises.			
0100	Origin return operation 4			
0100	After the OBC signal turns ON a motor will stop immediat	ally at constant		
	Aner the ORG signal turns ON, a motor will stop immediat			
:	stant of decelerate and stop at high speed stant. Then, it is			
	opposite direction at FA constant speed until the ORG sign	hai turns OFF.		
	I nen, when the LSI finishes counting the specified number	of EZ puises, the		
I	motor will stop immediately at constant start or decelerate	and stop at high		
:	speed start			
-	COUNTER clear timing: when finishing counting the specif	ied number of EZ		
	puises.			
04.04	Origin rature encration F			
0101	Congin return operation 5	all at a sector at		
	After the ORG signal turns ON, a motor will stop immediat	ely at constant		
:	start or decelerate and stop at high speed start. Then, it fe	eas in the		
	opposite direction at FA constant speed until ORG input tu	Irns OFF. Then,		
	when the LSI finishes counting the specified number of EZ	puises, the motor		
	will stop immediately at constant start or decelerate and st	op at nign start		
:	speed.	6		
-	COUNTER clear timing: when tinishing counting the specif	ied number of EZ		
	puises.			

 0110: Origin return operation 6 After the ORG signal turns ON, a motor will stop immediately at constant start or decelerate and stop at high speed start and RENV1.ELM = 1. Then, it feeds in the opposite direction at FA constant speed until ORG input turns OFF and stops immediately. COUNTER clear timing: When the EL signal is OFF. 	
 0111: Origin return operation 7 After the ORG input turns ON, a motor will stop immediately at constant start or decelerate and stop at high speed start and RENV1.ELM = 1. Then, it feeds in the opposite direction until the ORG input turns OFF. Then, when the LSI finishes counting the specified number of EZ pulses, the motor will stop immediately. COUNTER clear timing: When stopped by finishing counting the specified number of EZ pulses. 	
 1000:Origin return operation 8 After the ORG input turns ON, a motor will stop immediately at constant start or decelerate and stop at high speed start and RENV1.ELM = 1. Then, the motor will start feeding in the opposite direction. After the EL signal turns OFF, the LSI will start counting EZ pulses. After the LSI finishes counting the specified number of EZ pulses, the motor will stop immediately and decelerates and stops at high start speed. CONTER clear timing: When finishing counting the specified number of EZ signal. 	
 1001: Origin return operation 9 After origin return operation 0 has executed, a motor operates until COUNTER 2 = 0. 	
 1010: Origin return operation 10 After origin return operation 3 has executed, a motor operates until COUNTER 2 = 0. 	
 1011: Origin return operation 11 After origin return operation 5 has executed, a motor operates until COUNTER 2 = 0. 	
 1100: Origin return operation 12 After origin return operation 8 has executed, a motor operates until COUNTER 2 = 0). 	
Clear COUNTER 1 at origin position in origin return operation <renv3.cu1r></renv3.cu1r>	[RENV1] (WRITE)
0: Disabled.	23 16
1: Enabled.	
Clear COUNTER 2 at origin position in origin return operation <renv3.cu2r></renv3.cu2r>	[KENV3] (WKITE)
U: DISADIEG. 1: Enabled	
	<u> - - n - - - - -</u> [REN\/3] (WRITE)
0: Disabled	23 16
1: Enabled.	
Function to output ERC signal automatically at origin return completed	[RENV1] (WRITE)
<pre><rpre></rpre></pre> <pre></pre>	15 8
0: Disabled. 1: Enabled.	n

6.4.1.1 Origin return operation 0 (RENV3.ORM = 0000b)

□ Constant speed operation <Sensor: EL (RENV1.ELM = 0), ORG> [Starting from here,□ indicates constant speed operation, and ■ indicates high speed operation.]



■ High speed operation <Sensor: EL (RENV1.ELM = 0), ORG>

Even if a motor stops normally, stop position may not be at the origin position. However, COUNTER 2 (mechanical position) provides a reliable value



High speed operation <Sensor: EL (RENV1.ELM = 1), ORG> Even if a motor stops normally, stop position may not be at the origin position. However, COUNTER 2 (mechanical position) provides a reliable value.



■ High speed operation <Sensor: EL (RENV1.ELM = 1), SD (RENV2.SDM = 0, RENV1.SDLT = 0), ORG>



6.4.1.2 Origin return operation 1 (RENV3.ORM=0001b)



Constant speed operation <Sensor: EL (RENV1.ELM = 0), ORG>

6.4.1.3 Origin return operation 2 (RENV3.ORM = 0010b)

Operation 1

Operation 2

Operation 3

ORG				ſ		<u> </u>			
EZ		∽		_∩↓	_^_		∽		
EL	ON								
Operation 1	•						- @		
Operation 2									Error stop
Operation 3						•			Error stop
				l		:		l	
High speed operation <sensor: (renv3.ezd="0001b)" el,="" ez="" org,=""></sensor:>									
ORG						<u> </u>			
EZ		₋∟							
EL								ſ	

Constant speed operation <Sensor: EL (RENV1.ELM = 0), ORG, EZ (RENV3.EZD = 0001b)>

Note: The position marked with ▼ reflects a counter clear timing and @ reflects an ERC signal output timing.

ł

k----- @

Error stop

Error stop

ł

6.4.1.4 Origin return operation 3 (RENV3.ORM = 0011b)



Constant speed operation <Sensor: EL, ORG, EZ (RENV3.EZD = 0001b)>

6.4.1.5 Origin return operation 4 (RENV3.ORM = 0100b)

ORG ΕZ Π EL **Operation 1** @ ----FA Speed ■ High speed operation <Sensor: EL, ORG, EZ (RENV3.EZD = 0001b)> ORG Π ΕZ EL **Operation 1** @ -FA Speed Error stop **Operation 2** Error stop Operation 3

Constant speed operation <Sensor: EL, ORG, EZ (RENV3.EZD = 0001b)>

6.4.1.6 Origin return operation 5 (RENV3.ORM = 0101b)



Constant speed operation <Sensor: EL, ORG, EZ (RENV3.EZD = 0001b)>
6.4.1.7 Origin return operation 6 (RENV3.ORM = 0110b)

EL Operation 1	(Stop when EL=ON to OFF)	@	<-···- ∗ FA Speed
High speed oper	ration <sensor: el=""></sensor:>		
EL			
Operation 1			*
	(Stop when EL = ON to OFF)	@¥	FA Speed

Constant speed operation <Sensor: EL>

Note: The position marked with ▼ reflects a counter clear timing and @ reflects an ERC signal output timing. Also, when ERC auto output function is enabled (RENV1.EROE = 1), the LSI will output ERC signal at a position marked with an asterisk (*).

6.4.1.8 Origin return operation 7 (RENV3.ORM = 0111b)

EZ	
EL	
Operation 1	← ← ← ← ← ← ← ← ← ← ← ← ← ← ← ← ← ← ←
	@ FA Speed
High speed oper	ration <sensor: (renv3.ezd="0001b)" el,="" ez=""></sensor:>
EZ	
EL	
Operation 1	@ * FA Speed

Note: The position marked with ▼ reflects a counter clear timing and @ reflects an ERC signal output timing. Also, when ERC auto output function is enabled (RENV1.EROE = 1), the LSI will output ERC signal at a position marked with an asterisk (*).

Т

6.4.1.9 Origin return operation 8 (RENV3.ORM = 1000b)

Constant speed operation <Sensor: EL, EZ (RENV3.EZD = 0001b)>

EZ				∽		∽		
EL								
Operation 1	-							
						@ -·	>	
							:	1
High speed opera	ation <sens< td=""><td>sor: EL, E</td><td>Z (REN)</td><td>/3.EZD</td><td>= 0001b)</td><td>)></td><td></td><td></td></sens<>	sor: EL, E	Z (REN)	/3.EZD	= 0001b))>		
EZ				∽				
EL								
Operation 1	/							*
					0	0>		

Note: The position marked with ▼ reflects a counter clear timing and @ reflects an ERC signal output timing. Also, when ERC auto output function is enabled (RENV1.EROE=1), the LSI will output ERC signal at a position marked with an asterisk (*).

Constant speed operation <Sensor: EL, EZ (RENV3.EZD = 0001b)>

6.4.1.10 Origin return operation 9 (RENV3.ORM = 1001b)

ORG EL Operation 1 Qperation 2 Operation 3

■ High speed operation <Sensor: EL, ORG)>

Note: The position marked with Vreflect a counter reset timing and @ reflects an ERC signal output timing.

6.4.1.11 Origin return operation 10 (RENV3.ORM = 1010b)

■ High speed operation <Sensor: EL, ORG, EZ (RENV3.EZD = 0001b)>



Note: The position marked with ▼ reflects a counter clear timing and @ reflects an ERC signal output timing.

6.4.1.12 Origin return operation 11 (REMV3/ORM = 1011b)



■ High speed operation <Sensor: EL, ORG, EZ (RENV3.EZD = 0001b)>

Note: The position marked with ▼ reflects a counter clear timing and @ reflects an ERC signal output timing.

6.4.1.13 Origin return operation 12 (RENV3.ORM = 1100b)

■ High speed operation <Sensor: EL, EZ (RENV3.EZD = 0001b)>



Note: The position marked with▼reflect the counter reset timing and @ reflects the ERC signal output timing. Also, when EROE (bit 10) is 1 in the RENV1 register and ELM (bit 3) is 0, the LSI will output an ERC signal at positions marked with an asterisk (*).

6.4.2 Leaving from the origin position operations

After writing a start command, a mechanical position will leave the origin position (ORG signals ON).

RMD.MOD:12h; escape from origin position operation in (+) direction 1Ah; escape from origin position operation in (-) direction

Make sure to use a constant start command STAFL (0050h) or STAFH (0051h) for leaving from the origin position.

When you write a start command while the ORG signal OFF, the LSI will stop the movement on the axis as a normal stop, without outputting any pulses.

If a start command is written while the ORG signal is ON, the G9103C will stop operation after outputting one pulse after the ORG input is turned OFF (Normal stop), since input status of ORG signal is sampled when the G9103C is outputting pulses.



6.4.3 Origin search operation

This is a mode that a function is added to an origin return operation.

RMD.MOD:15h; origin search operation in (+) direction 1Dh; origin search operation in (-) direction

It consists of the following possibilities.

- 1) An "Origin return operation" is executed in the specified direction.
- 2) A "Leaving from the origin position using positioning operations" is executed in the opposite direction to the one specified.
- 3) An "Origin return operation" is performed in the opposite direction to the one specified.
- Operation 1: If ORG signal is OFF at the start, a motor operates origin return operation in the specified direction.
- Operation 2: If ORG signal is already turned ON at the start, the motor will operate leaving from the origin position using positioning operations in the opposite direction to the one specified. After the ORG signal turns OFF, the motor will operate origin return operation in the specified direction.
- Operation 3: If ORG signal is OFF at the start, the motor operates origin return operation in the specified direction.

If the motor is stopped by an EL signal while operating in the specified direction, the LSI will execute an "origin return operation" in the opposite direction to the one specified. After that, it will execute "leaving from the origin position by positioning" in the opposite direction to the one specified. After the ORG signal turns OFF, it will execute an "origin return operation" in the specified direction.

When "leaving from the origin position by positioning," the LSI will repeat the positioning operation for the number of pulses specified in RMV register, until the origin position has been left. Enter a positive number (1 \sim 134,217,727) in RMV register.

6.4.3.1 Origin return operation 0 (RENV3.ORM = 0000b)

Constant speed operation <Sensor: EL, ORG>



High speed operation <Sensor: EL, ORG>

Even if a motor stops normally, stop position may not be at the origin position. However, COUNTER 2 (mechanical position) provides a reliable value.



6.5 EL or SL operation mode

The following four modes of end limit (EL) or software limit (SL) operation are available.

RMD.MOD	Operation mode	Direction of movement
20h	Operate until reaching +EL or +SL position.	(+) direction
28h	Operate until reaching –EL or –SL position.	(–) direction
22h	Leave from –EL or –SL positions.	(+) direction
2Ah	Leave from +EL or +SL positions.	(–) direction

To specify the EL signal (+EL signal in + direction operation and +EL signal in – direction operation), set input logic using ELL terminal.

Select a stop method (immediate stop or decelerate and stop) to use when EL signal is ON in RENV1.ELM bit.

Input status of +EL signal can be monitored by RSTS.SPEL bit and input status of -EL signal can be checked by RSTS.SMEL bit.

For details about setting the SL, see section "8.11.2 Software limit function".

Input logic of EL signal	<ell terminal=""></ell>		
L: Positive logic.			
H: Negative logic.			
Stop method to use when EL signal is turned ON		[RENV1]	(WRITE)
	<renv1.elm></renv1.elm>	7	0
0: Stop immediately.			
1: Decelerate and stop.			n - - -
Input status of +EL signal	<rsts.spel></rsts.spel>	[RSTS]	(READ)
0: OFF.		7	0
1: ON.		- n	- - - -
Input status of EL signal			
	<roid. diviel=""></roid.>		(READ)
		7	0
1. ON.		n	
EL signal input filter function	<renv1.fltr></renv1.fltr>	[RENV1]	(WRITE)
0: Enabled. Signals shorter than 4 μ s will be ignored.		31	24
1: Disabled.			n -

6.5.1 Feed until reaching an EL or SL position

This mode is used to continue feeding until reaching EL or SL position.

RMD.MOD: 20h; Feed until reaching +EL or +SL position. 28h; Feed until reaching -EL or -SL position.

When a start command is written at the position where the +EL or –EL signal turns ON or within the range of +SL or -SL, the LSI will not command pulses and the motor will stop normally.

When a start command is written at the position where the +EL or –EL signal turns OFF or outside the range of +SL or -SL, the motor operates until +EL or –El signal turns ON, or reaching the range of +SL or –SL.

6.5.2 Leaving from an EL or SL position

This mode is used to continue feeding until the EL or SL signal turns OFF.

RMD.MOD: 22h; Leave a –EL or –SL position 2Ah; Leave a +EL or +SL position

When a start command is written at the position where the +EL or -EL signal turns OFF and outside the range of +SL or -SL, the LSI will not output pulses and the motor will stop normally. When a start command is written at the position where the +EL or -EL signal turns ON or within the range of +SL or -SL, the motor operates until +EL or -El signal turns OFF, or leaving from the range of +SL or -SL.

6.6 EZ count operation mode

This mode is to operate until EZ signal counts reaches the number (EZD set value +1) written into RENV3 register.

MOD: 24h; Feed in (+) direction until the EZ count is completed. 2Ch; Feed in (-) direction until the EZ count is completed.

After a start command is written, a motor stops immediately or decelerates and stops after the EZ count equals the number stored in the register.

An EZ count can be set from $1 \sim 16$.

If you want a motor to stop at the point where EZ signal turns ON, use constant speed start commands STAFL (0050h) or STAFH (0051h). When the high speed start command STAD (0052h) or STAUD (0053h) are used, the motor will start decelerating when the EZ signal turns ON and stop. Therefore, a mechanical position overruns the position where the EZ signals turns ON.

Specify input logic for EZ signal in RENV2.EZL bit, and EZ count number in RENV3.EZD bit. The input status can be checked by reading RSTS.SEZ bit.

Input specification of EZ signal	<renv2.ezl></renv2.ezl>	[RENV2]	(WRITE)
0: Falling edge		15	8
1: Rising edge			n
EZ count number to use for origin return	<renv3.ezd></renv3.ezd>	[RENV3]	(WRITE)
$0000 \sim 1111: 1 \sim 16^{\text{th}}. \text{ (e.g. } 0100b = 5^{\text{th}}\text{)}.$		7	0
		n n n	n
Input status of EZ signal	<rsts.sez></rsts.sez>	[RSTS]	(READ)
0: OFF.		23	16
1: ON.			n
Input count of EZ signal to use for origin return	<rspd.ezc></rspd.ezc>	[RSTS]	(READ)
Count down from a value in RENV3.EZD bit.		23	16
Next to count 0, return to a value in RENV3.E2D bit.		n n n	n

6.7 Interpolation operation mode

Using multiple G9103Cs, G9103C has linear interpolation circuit for more than 2 axes and circular interpolation circular for 2 axes. In explanation, output axes of interpolation circuits are referred to as "Interpolated X axis" and "Interpolated Y axis". G9103C is an LSI to control single axe. Therefore, in interpolation, it outputs pulse trains of either "Interpolated X axis" or "Interpolated Y axis". Select which axis signal is output by operation mode (RMD.MOD.)

By setting the same to "multiple interpolated Y axes" of multiple G9103Cs, multiple motors can also be controlled by one "interpolated axis".



- Selector 1: Select control method between control by internal pulse and synchronizing with PA and PB.
- Selector 2: Select the following five outputs.
 - 1. X axis output of linear interpolation
 - 2. Y axis output of linear interpolation
 - 3. X axis output of circular interpolation
 - 4. Y axis output of circular interpolation
 - 5. Output of operation mode except interpolation
- Note 1: Start timing between interpolation operation blocks is not synchronized. If you continue interpolation operation blocks, do not use functions that difference operation time of each G9103C occurs, such as backlash correction, vibration restriction control, direction change timer, delay by INP signal input.
- Note 2: In interpolation between 2 axes, the function to make synthesized speed constant is enabled (RMD.MIPF = 1), can be used. In interpolation among more than 3 axes, calculate a speed value so as to make synchronized speed constant using software.
- Note 3: When the interpolation operation is started by broadcast communication, a slight error of start timing occurs by the time difference that occurs by the broadcast communication frame (electric signals) transferred in a cable. Because of the difference, approximately 50 ns per 10 meters occurs, in the case of 100 meters, the time difference becomes approximately 500 n seconds.

Approximately 1 µs delay occurs each time passing through the **Motionnet**[®] hub.

Note 4: Make sure to use the synchronizing function of clock for motor control in the system for interpolation operation.

- Note 5: Center LSI has two SIA and SIB terminals as serial input terminals and the communication line can be separated into two systems. However, G9103Cs of the interpolated axes should not be separate into two systems.
- Note 6: Each G9103C's circuit to control speed does not synchronize among multiple LSIs and but only execute interpolation by same operation at the same speed pattern. Therefore, note that interpolation trajectory may be distorted if one axis decelerates by SD signal, etc.

RMD.MOD	Description	Interpolated
		output axis
60h	Continuous linear interpolation	X axis
61h	Linear interpolation	X axis
64h	Circular interpolation in CW direction	X axis
65h	Circular interpolation in CCW direction	X axis
68h	Continuous linear interpolation synchronized with PA and PB	X axis
69h	Linear interpolation synchronized with PA/PB	X axis
6Ch	Circular interpolation in CCW direction synchronized with PA and PB	X axis
6Dh	Circular interpolation in CCW direction synchronized with PA and PB	X axis
70h	Continuous linear interpolation	Y axis
71h	Linear interpolation	Y axis
74h	Circular interpolation in CW direction	Y axis
75h	Circular interpolation in CCW direction	Y axis
78h	Continuous linear interpolation synchronized with PA and PB	Y axis
79h	Linear interpolation synchronized with PA and PB	Y axis
7Ch	Circular interpolation in CCW direction synchronized with PA and PB	Y axis
7Dh	Circular interpolation in CCW direction synchronized with PA and PB	Y axis

There are 16 interpolation operation modes as follows.

Set a same value in the registers (RFL, RFH, RUR, RDR, RMG, RDP, RUS, and RDS) that are related to the speed of axes interpolated by multiple G9103Cs.

6.7.1 Continuous linear interpolation operation

6.7.1.1 Continuous linear interpolation operation between 2 axes

Set a speed ratio in RMV register and RMVY register. Operation is made at the speed corresponding to a ratio between the RMV and RMVY register value. Set operation mode to continuous linear interpolation of interpolated X axis (RMD.MOD = 60h) and continuous linear interpolation of interpolated Y axis (RMD.MOD = 70D) and set holding start to enabled (RMD.MSY = 1). Set a same value to the speed setting registers (RFL, RFH, RUR, RMG, RDP, RUS, and RDS).

Write the same command (STAFL, STAFH, STAD, and STAUD) and starts simultaneously by a command such as broadcast communication start command (2x01h) etc. Like continuous operation mode (RMD.MOD = 01h), pulse output continues until stop command is written.

6.7.1.2 Continuous linear interpolation operation (2 ~ 64 axes) among multiple axes

Set a ratio between own axis's speed and the fastest axis in RMV register and RMVY register. Operation is made at the speed corresponding to a ratio between the RMV and RMVY register value. Set an operation mode to continuous linear interpolation of interpolated X axis (RMD.MOD = 60h) and set holding start to enabled (RMD.MSY = 1). Set a same value to the speed setting registers (RFL, RFH, RUR, RMG, RDP, RUS, and RDS).

Write same commands (STAFL, STAFH, STAD, and STAUD) and starts simultaneously by a command such as broadcast communication start command (2x01h) etc. Like continuous operation mode (RMD.MOD = 01h), pulse output continues until stop command is written.

6.7.2 Linear interpolation operation

[Linear interpolation precision] In linear interpolation, a straight line is drawn from a current coordinate to end point coordinate as shown in the right figure. The right figure shows an example of a straight line to the end point coordinate (10, 4).

Position precision to the specified straight line in linear interpolation is within ± 0.5 LSB in all interpolated area. LSB is the smallest feed unit of RMV register value and shown by one cell in the right figure. It corresponds to mechanical resolution.



6.7.2.1 Linear interpolation between 2 axes

Set a feed amount in PRMV and PRMVY registers. Operation is made at the speed corresponding to a ratio between the RMV and RMVY register value. Set operation mode to linear interpolation of interpolated X axis (RMD.MOD = 61h) and linear interpolation of interpolated Y axis (RMD.MOD = 71h) and set holding start to enabled (RMD.MSY=1). Set the same value to the speed setting registers (RFL, RFH, RUR, RMG, RDP, RUS, and RDS).

Write a same command (STAFL, STAFH, STAD, and STAUD) and starts simultaneously by a command such as broadcast communication start command (2x01h) etc.

The below table shows an example to set X axis feed amount 1000 and Y axis feed amount 2000 in linear interpolation between 2 axes.

Pre-register for WRITE	Interpolated x axis	Interpolated Y axis
PRMD	00004461h	00004471h
PRMV	1000	1000
PRMVY	2000	2000
PRFL	1	1
PRFH	100000	10000
PRUR	20	20
PRDR	0	0
PRMG	199	199
PRDP	0	0
PRUS	0	0
PRDS	0	0

6.7.2.2 Linear interpolation among multiple axes (2 ~ 64 axes)

Set a feed amount in PRMV and PRMVY registers. Operation is made at the speed corresponding to a ratio between the RMV and RMVY register value. Set operation mode to linear interpolation of interpolated X axis (RMD.MOD = 61h) and set holding start to enabled (RMD.MSY = 1). Set the same value to the speed setting registers (RFL, RFH, RUR, RMG, RDP, RUS, and RDS).

Write a same command (STAFL, STAFH, STAD, and STAUD) and starts simultaneously by a command such as broadcast communication start command (2x01h) etc.

The below table shows an example to set 1st axis feed amount 1000, 2nd axis feed amount 2000, 2rd axis feed amount 3000 and 4th feed amount 4000 (longest) in linear interpolation amount 4 axes.

Pre-register for	Interpolated	Interpolated	Interpolated	Interpolated
WRITE	1st axis	2nd axis	3rdt axis	4th axis
PRMD	00004461h	00004461h	00004461h	00004461h
PRMV	1000	2000	3000	4000
PRMVY	4000	4000	4000	4000
PRFL	1	1	1	1
PRFH	10000	10000	10000	10000
PRUR	20	20	20	20
PRDR	0	0	0	0
PRMG	199	199	199	199
PRDP	0	0	0	0
PRUS	0	0	0	0
PRDS	0	0	0	0

6.7.3 Circular interpolation operation

Use a start point as a base position (0,0) and set the incremental position of an ending point in RMV and RMVY registers.

In the case of a perfect circle, the ending point of a perfect circle is the same as the base point (0, 0). When an ending point is set at the point except the circumference of the circle, linear movement to the ending point is operated after circular interpolation. This operation is referred to as ending point lead-in operation. The ending point lead-in operation is described below.

Set operation mode of CW direction to CW direction circular interpolation of interpolated X axis (RMD.MOD=64h) and CW direction circular interpolation of interpolated Y axis (RMD.MOD=74h). Set operation mode of CCW direction to CCW direction circular interpolation of interpolated X axis (RMD.MOD=65h) and CCW direction circular interpolation of interpolated Y axis (RMD.MOD=75h). Set holding start to enabled (RMD.MSY=1). Set a same value to the speed setting registers (RFL, RFH, RUR, RMG, RDP, RUS, and RDS).

Write a same command (STAFL, STAFH, STAD, and STAUD) and starts simultaneously by a command such as broadcast communication start command (2x01h) etc.

The followings are an example of circular interpolation of 180 degrees in CW direction with end point (200, 0) and the circular center (100, 0). The method for calculation of RCI setting value is described later.

Pre-register for WRITE	Interpolated X axis	Interpolated Y axis
PRMD	00004464h	00004474h
PRMV	200	200
PRMVY	0	0
PRIP	100	100
PRIPY	0	0
PRCI	-	-
PRFL	1	1
PRFH	10000	10000
PRUR	20	20
PRDR	0	0
PRMG	199	199
PRDP	0	0
PRUS	0	0
PRDS	0	0

[Circular interpolation precision] In circular interpolation, an arc is drawn from a current coordinate to end point coordinate as shown in the right figure. The right figure shows an example of a perfect circle with radius 11 cm.

Position precision to the specified arc in circular interpolation is within ± 0.5 LSB in all interpolated area. LSB is the smallest feed unit of RMV register value and shown by one cell in the right figure. It corresponds to mechanical resolution.



Black dots: Interpolation trajectory Solid line: A circle of radius 11 Dashed line: A circle of radius 11 ± 0.5

6.7.3.1 Ending point lead-in operation

In the case that an ending point is set at the point except the circumference of the circle, linear movement to the ending point is operated after circular interpolation. This operation is referred to as ending point lead-in operation.

In circular interpolation, when one axis reaches the ending point in the quadrant of end point, the interpolation operation completes and the other axis moves to the end point. The speed of ending point lead-in operation is the same as the speed of circular interpolation.

Avoid that an end point coordinate of circular interpolation is set in the shaded areas in the right figure because a motor does not stop and continue circular interpolation eternally.



6.7.3.1.1 Ending point lead-in operation on coordinate axis

In the case that an ending point is on coordinate axis, lead-in operation is executed regarding the quadrant that is ahead of the coordinate axis on which the end point exists as the end point quadrant.

For example, in CW direction, if end point is "EP1" on coordinate Y in the right figure "Circular interpolation that end point is on the coordinate axis in CW direction", end point quadrant is not 2nd quadrant that Y coordinate becomes the same in first, but 1st quadrant that is exist ahead of coordinate Y. Similarly, if end point is "EP4", end point quadrant is 4th quadrant. If end point is "EP3", end point quadrant is 3rd quadrant. If end point is "EP2", end point quadrant is 2nd quadrant.

Therefore, arc is drawn right above coordinate axis that the end point exists in CW direction and end point lead-in operation is executed along the coordinate axis.

In CCW direction, if end point is "EP4" on coordinate Y in the right figure "circular interpolation that end point is on the coordinate axis in CCW direction", end point quadrant is not 3rd quadrant that coordinate Y becomes the same in first, but 4th quadrant that is exist ahead of coordinate Y.

Similarly, if end point is "EP1", end point quadrant is 1st quadrant. If end point is "EP2", end point quadrant is 2nd quadrant. If endpoint is "EP3", end point quadrant is 3rd quadrant. Therefore, arc is drawn right above coordinate axis that the end point exists in CCW direction and end point lead-in operation is executed along the coordinate axis.



<u>Circular interpolation that end point is</u> on the coordinate axis in CW direction



<u>Circular interpolation that end point is</u> on the coordinate axis in CCW direction

6.7.3.1.2 Ending point lead-in operation in the same quadrant

When end point exists in the same quadrant as start point, the timing to determine an end point quadrant varies by the position relation between the start point and the end point. For example, in the right figure of circular interpolation in CW direction, if a start point "SP" exists the area between Y axis of 1st quadrant and XY axis and end point exists in the shaded "EP" area, end point quadrant not reached yet. As the result, an arc is drawn passing through 4th quadrant and to 1st quadrant and then, end point lead-in operation is executed.

If end point exists out of the shaded "EP" area in 1st quadrant, end point quadrant has reached. As the result, a short arc is drawn in 1st quadrant or end point lead-in operation is executed without drawing any arc.







Quadrant	Start point range	End point range	Quadrant	Start point range	End point range
1	SP1.X ≤ SP1.Y	EP1.X < SP1.X	1	SP2.X > SP2.Y	EP2.Y ≥ SP2.Y
4	SP4.X ≤ SP4.Y	EP4.X ≥ SP4.X	4	SP3.X > SP3.Y	EP3.Y ≤ SP3.Y
3	SP5.X ≤ SP5.Y	EP5.X ≥ SP5.X	3	SP6.X > SP6.Y	EP6.Y < SP6.Y
2	SP8.X ≤ SP8.Y	EP8.X < SP8.X	2	SP7.X > SP7.Y	EP7.Y < SP7.Y

"|SP1.X|" in the table is an absolute value of coordinate X that a start point "SP1" exists. Absolute coordinate of start point is "0.0", however, the start point "SP" in the table is an incremental coordinate.

Coordinate X of the center = 100, "SPL.X = 100".

Coordinate Y of the center = 200, "SPL.Y = 200".

Note. Even if a start point and end point exist at a similar position, the result varies according to a start point and rotation direction. For example, if in CW direction, start point is |SP1.X| ≤ |SP1.Y| and end point is "EP1.X = SP1.X", end point lead-in operation is executed without drawing an arc. If start point is |SP4.X| ≤ |SP4.Y| and end point is "EP4.X=SP4.X", end point lead-in operation is executed with drawing an arc. Check the quadrant of arc and end point and their position relation. However, if a start point and end point exist and the same coordinate, perfect circle is drawing regardless of the above.

6.7.3.2 Number of stepping in circular interpolation

If you use circular interpolation with acceleration / deceleration, remaining amount start command (CNTFL, CNTFH, CNTD, and CNTUD) of counter for remaining pulses, it is needed to set the number of pulses (the number of stepping for circular interpolation) necessary for circular interpolation in RCI register of an axis controlled.

In calculating a number of pulses necessary for circular interpolation, assume that the plane containing X-axis and Y-axis is divided into 8 areas regarding the circular coordinate of the circular as the center. The status of command pulses output by each axis in each area is as follows.

Area	Interpolated X axis	Interpolated Y axis
	output pulse	output pulse
0	Output based on a	Always output
	result of calculation for	
	interpolation	
1	Always output	Output based on a
		result of calculation
		for interpolation
2	Always output	Output based on a
		result of calculation
		for interpolation
3	Output based on a	Always output
	result of calculation	
	for interpolation	
4	Output based on a	Always output
	result of calculation	
	for interpolation	
5	Always output	Output based on a
		result of calculation
		for interpolation
6	Always output	Output based on a
		result of calculation
		for interpolation
7	Output based on a	Always output
	result of calculation	
	for interpolation	



According to the above, you can see that either axis outputs pulses in any areas.

Therefore, the number of stepping in circular interpolation is equal to the number of pulses that moves on the trajectory of square inscribed in the circle.

For example, in the case that 90 degrees of circular with radius "a" is depicted, the number of pulses necessary for circular interpolation is $(a / \sqrt{2}) \times 2$. Set this value in PRCI register.

In order to calculate the number of stepping on arbitrary start point and end point as shown in the right figure, the procedure is as follows.

- Discriminate that the start point is in which area (area 0 ~ 7) based on the center coordinate and obtain the intersection of the perpendicular from the start point to the inscribed square.
- Discriminate that the end point is in which are (area 0 ~ 7) based on the end and center coordinate and obtain the intersection of the perpendicular from the end point to the inscribed square.
- 3. On the inscribed square, obtain the length from the intersection with the start point perpendicular to the intersection with the end point and set this value in RCI register.



In the case of that the end point is not on the circumference of the circle, add a number of pulses necessary for the end point lead-in operation to the above value and set the value in RCI register.

- Note 1: The RCI register value is used for the occurrence of timing to start deceleration and counter for remaining pulse used for remaining start command. If a smaller value than calculated value is entered, the deceleration starts early and the time to feed at FL constant speed appear even after the speed reached FL. If a bigger value than calculated value is entered, the deceleration starts late and the movement on the axis stops at more than FL speed. However, in any cases, the interpolation trajectory is the same as constant circular interpolation.
- Note 2: To specify a ramping-down point manually, you can use RDP register formula in positioning operation regarding RCI setting value as a feeding amount. However, when the function that makes synthesized speed constant is ON, the above formula cannot be used. The value has to be obtained by the change of RCIC register in experiment.
- Note 3: Make sure to set 1 or more than 1 to RCI register value in circular interpolation with acceleration / deceleration.

6.7.4 Continuous operation of interpolation operation

While interpolation operation, the next data can be set. Therefore, interpolation operation can be executed continuously.

However, note that it is necessary to set a new data for operation one by one and operation cannot be continued if operation time for interpolation is shorter than communication process time.

If setting that event interrupt cause is enabled (RIRQ.IRBE = 1), the center LSI can outputs an interrupt request signal when operation is stopping because sending the data for next operation is not in time.

When using start command for next operation (NSTAFL, NSTAFH, NSTAD, and NSTAUD), a motor stops by error if sending data for next operation is not in time.

In the case with using continuous circular interpolation in addition to linear interpolation in continuous interpolation among more than 3 axes, set circular interpolation dummy operation to enabled (RMD.MDMY = 1) in order to match operation time with axes that are not used for circular interpolation.

Ope-	Pre-register	Interpolated	Interpolated	Interpolated	Notes	
ration	for WRITE	axis X	axis Y	axis Z		
	PRMV	1000	0	1500	Linear interpolation between 2 axes with	
	PRMVY	1500	1500	1500	X-axis and Z-axis.	
	PRIP	Disabled	Disabled	Disabled	End point is $X = 1000$, $\angle = 1500$. Set feed amount 0 (PRMV = 0) because	
1	PRIPY	Disabled	Disabled	Disabled	axis Y does not operate.	
	PRMD	00004061h	00004061h	00004061h	Initially make operation holding start and	
					start by a broadcast communication	
					command, etc.	
	PRMV	3000	100	2000	Linear interpolation among 3 axes (X, Y	
	PRMVY	3000	3000	3000	and Z).	
2	PRIP	Disabled	Disabled	Disabled	End point: X = 3000, Y = 100, Z = 2000.	
	PRIPY	Disabled	Disabled	Disabled		
	PRMD	00000061h	00000061h	00000061h		
	PRMV	-2000	-2000	-2000	Circular interpolation in CW direction with	
	PRMVY	2000	2000	2000	axis X and axis Z.	
	PRIP	0	0	0	Center position: $X = 0$, $Z = 2000$.	
3	PRIPY	2000	2000	2000	End point position: $X = -2000$, $Z = 2000$.	
Ũ	PRMD	00000064h	40000064h	00000074h	Set dummy operation to enabled	
					(PRMD.MDMY = 1) on axis Y in order to	
					match operation time with axes that are	
		0	0	0	not used for circular interpolation.	
	PRMV	0	0	0	Circular Interpolation in CCW direction	
		0	0	0	With X-axis and Y-axis.	
		100	100	100	Center position: $X = 100$, $Y = 2000$	
4		2000	2000	2000	$rac{1}{2}$ circle)	
4	PRMD	00000065h	00000075h	40000065h	Set dummy operation to enabled	
					(PRMD MDMY - 1) on axis Z in order to	
					match operation time with axes that are	
					not used for circular interpolation.	
	PRMV	0	0	1000	Only axis Z moves + 1000.	
	PRMVY	1000	1000	1000	Set feed amount 0 (PRMV = 0) on axis X	
5	PRIP	Disabled	Disabled	Disabled	and axis Y in linear interpolation	
	PRIPY	Disabled	Disabled	Disabled	operation in order to match operation	
	PRMD	00000061h	00000061h	00000061h		

Example of continuous operation of interpolation

Procedure

- 1. Set a data for operation 1 data and a start command to each interpolated axis. Pulses are not output because holding start is set in PRMD register.
- 2. Send a broadcast communication command (2001h). Operation 1 starts.
- 3. Write data for operation 2 and a start command dedicated for next operation to each interpolated axis. Pre-register become full (MSTS.SPRF = 1).
- After operation 1 is completed, pre-register become empty (MSTS.SPRF = 0). Write data for operation 3 and a start command dedicated for next operation to each interpolated axis. Pre-register become full (MSTS.SPRF = 1).
- After operation 2 is completed, pre-register become empty (MSTS.SPRF = 0).
 Write data for operation 4 and a start command dedicated for next operation to each interpolated axis.
 Pre-register become full (MSTS.SPRF = 1).
- After operation 3 is completed, pre-register become empty (MSTS.SPRF = 0).
 Write data for operation 5 and a start command dedicated for next operation to each interpolated axis.
 Pre-register become full (MSTS.SPRF = 1).
- 7. After operation 4 is completed, pre-register become empty (MSTS.SPRF = 0).
- 8. Operation 5 is completed.

7. Speed patterns

7.1 Speed patterns

Speed pattern	Continuous mode	Positioning operation mode
FL constant speed f operation. FH	 The point that operation starts by writing STAFL (0050h) command. The point that operation stops by writing STOP (0049h) or SDSTP (004Ah) command. 	 The point that operation starts by writing STAFL (0050h) command. The point that operation stops by RPLS=0, writing STOP (0049h) or SDSTP (004Ah) command.
FLt	(
FH constant speed operation. FH	 The point that operation starts by writing STAFH (0051h) command. The point that operation stops by writing STOP (0049h) command 	 The point that operation starts by writing STAFH (0051h) command. The point that operation stops by RPLS=0 or writing STOP (0049h). * When SDSPT (0040h) command is
FL 1 2 t	 When SDSPT (004Ah) command is written, operation decelerates and stops. 	d written, operation decelerates and stops.
High speed operation 1.	 The point that operation starts by writing STAD (0052h) command. The point that operation stops by writing SDSTP (004Ah) command. * When STOP (0049h) command 	 1). The point that operation starts by writing STAD (0052h) command. 2). The point that operation starts to decelerate and stop by writing SDSTP (004Ah) command. * The automatic ramping-down point
1 2 t	is written, operation stops immediately.	 setting cannot be used. Please select manual setting (RMD.MSDP=1) and set an appropriate value to RDP (ramping-down point). * When STOP (0049h) command is
		written, operation stops immediately.
High speed operation 2.	 The point that operation starts by writing STAUD (0053h) command. The point that operation stops by writing SDSTP (004Ah) command. * When STOP (0049h) command is written, operation stops immediately. 	 The point that operation starts by writing STAUD (0053) command. The point that operation starts to decelerate and stop by writing SDSTP (004Ah) command. The automatic ramping-down point setting can be used. In the case that RDP (ramping-down point) register is set to 0 with auto manual setting (RMD.MSDP = 1), operation stops immediately without automatic setting (RMD.MSDP = 0).
		written, operation stops immediately.

7.2 Speed pattern settings

Specify speed pattern using the registers shown in the table below.

If the next register setting is the same as the previous value, there is no need to write to the register again. Please note that with some registers, "0" may be outside the allowable range.

Register	Description	Bit length	Setting	range	
RMV	Positioning amount	28	-134,217,728 (8000000h) ~	134,217,727 (7FFFFFFh)	
RFL	FL speed	17	1 ~	100,000 (186A0h) Not	te 2
RFH	FH speed	17	1 ~	100,000 (186A0h) Not	te 2
RUR	Acceleration rate	16	1 ~	65,535 (FFFFh)	
RDR	Deceleration rate Note 1	16	0 ~	65,535 (FFFFh)	
RMG	Speed magnification rate	11	2 ~	2,047 (7FFh)	
RDP	Ramping-down point	24	0 ~	16,777,215 (FFFFFFh)	
RUS	S-curve acceleration range	16	0 ~	50,000 (C350h) Not	te 3
RDS	S-curve deceleration range	16	0 ~	50,000 (C350h) Not	te 3
RFA	FA speed	17	0 ~	100,000 (186A0h) Not	te 2

Note 1: If RDR = 0, a value set in RUR is used as a deceleration rate.

Note 2: All values from 186A0h ~ 1FFFFh will be replaced with 186A0h.

Note 3: All values from 0C350h ~ 0FFFFh will be replaced with 0C350h.

[Relative positions of each register setting for acceleration and deceleration causes]



Ramping-down point of positioning operation (RDP or automatic setting)

7.2.1 RMV (PRMV): Positioning feed amount setting register (28 bits)

This register is used to set a target position for positioning operations. The meaning of setting may vary according to an operation mode selected. Setting range: -134,217,728 ~ +134,217,727 By changing RMV register value during operation, you can override position.

7.2.2 RFL (PRFL): FL speed setting register (17 bits)

This register is used to set an initial speed (and stopping speed) By changing RFL register value during operation, you can override speed. Specify a speed for FL constant speed operations and high speed operations (acceleration/deceleration operations) in the range of 1 ~ 100,000 (186A0h). All values from 100,000 ~ 131,071 (186A0h ~ 1FFFFh) will be replaced with 100,000.

The actual operation speed will be a product of RFL register value and speed magnification (RMG register calculated value).

FL speed [pps] = RFL x Speed magnification

7.2.3 RFH (PRFH): FH speed setting register (17 bits)

This register is used to set the initial speed (and stopping speed) By changing RFH register value during operation, you can override speed. Specify the speed for FH constant speed operations and the start speed for high speed operations (acceleration/deceleration operations) in the range of 1 ~ 100,000 (186A0h). All values from 100,000 ~ 131,071 (186A0h ~ 1FFFFh) will be replaced with 100,000.

The actual operation speed will be the product of RFH register value and speed magnification (RMG register calculated value).

FH speed [pps] = RFH x Speed magnification

7.2.4 RUR (PRUR): Acceleration rate setting register (16 bits)

This register is used to set an acceleration rate.

Specify an acceleration characteristic for high speed operations (acceleration/deceleration operations), in the range of 1 \sim 65,535 (0FFFFh)

Relationship between a value entered and an acceleration time will be as follows:

1) Linear acceleration (RMD.MSMD = 0)

Acceleration time [s] = $\frac{(RFH - RFL) \times (RUR + 1) \times 8}{40,000,000}$

2) S-curve without a linear range (RMD.MSMD=1 and RUS = 0)

Acceleration time [s] = $\frac{(RFH - RFL) \times (RUR + 1) \times 16}{40,000,000}$

3) S-curve with a linear range (RMD.MSMD = 1 and RUS > 0)

Acceleration time [s] = $\frac{(RFH - RFL + 2 \times RUS) \times (RUR + 1) \times 8}{40,000,000}$

7.2.5 RDR (PRDR): Deceleration rate setting register (16 bits)

This register is used to set a deceleration rate.

Specify deceleration characteristics for high speed operations (acceleration/deceleration operations) in the range of $0 \sim 65,535$ (FFFFh).

Even if auto ramping-down point setting is enabled (RMD.MSDP = 0), a value placed in RDR register will be used as a deceleration rate.

However, when RDR = 0, a value placed in RUR is used as a deceleration rate

When you want to set auto ramping-down point setting (RMD.MSDP=0), adjust it so that (deceleration time) \leq (acceleration time x 2).

If the (deceleration time) > (acceleration time x 2) is set, a motor may not be able to decelerate to FL speed when stopping. In this case, select manual ramping-down point setting (RMD.MSDP = 1).

< When (deceleration time) \leq (acceleration time x 2) using an automatic ramping-down point setting>



< When (deceleration time) > (acceleration time x 2) using an automatic ramping-down point setting>



The relationship between a value entered and deceleration time is as follows.

1) Linear deceleration (RMD.MSMD = 0)

Deceleration time [s] = $\frac{(RFH - RFL) \times (RDR + 1) \times 8}{40,000,000}$

2) S-curve deceleration without a linear range (RMD.MSMD = 1 and RDS = 0)

Deceleration time [s] = $\frac{(RFH - RFL) \times (RDR + 1) \times 16}{40,000,000}$

3) S-curve deceleration with a linear range (RMD.MSMD = 1 and RDS > 0)

Deceleration time [s] = $\frac{(RFH - RFL + 2 \times RDS) \times (RDR + 1) \times 8}{40,000,000}$

7.2.6 RMG (PRMG): Speed magnification register (11 bits)

This register is used to set the speed magnification.

Specify a relationship between RFL, RFH and FA settings and the speed, in the range of 2 ~2,047 (07FFh). As the magnification becomes higher, the speed setting units tend to be coarser. Normally set magnification as low as possible.

Operation speed [pps] will be a product of speed magnification rate and speed register value. The relationship between a register value to set of speed magnification and speed magnification is as follows.

Speed magnification [times] =
$$\frac{40,000,000}{(RMG + 1) \times 200,000}$$

Setting	Magnification rate	Output speed range [pps]	Setting	Magnification rate	Output speed range[pps]
1999 (7CFh)	0.1	0.1 ~ 10,000.0	39 (27h)	5	5 ~ 500,000
999 (3E7h)	0.2	0.2 ~ 20,000.0	19 (13h)	10	10 ~ 1,000,000
399 (18Fh)	0.5	0.5 ~ 50,000.0	9 (09h)	20	20 ~ 2,000,000
199 (0C7h)	1	1 ~ 100,000	3 (3h)	50	50 ~ 5,000,000
99 (63h)	2	2 ~ 200,000	2 (2h)	66.6	66.6~ 6,666,666.6

[Setting example of speed magnification]

7.2.7 RDP (PRDP): Ramping-down point setting register (24 bits)

This register is used to set a ramping-down point (deceleration starting point). Specify a value used to determine a deceleration starting point for positioning operations in high speed operation (with acceleration and deceleration).

According to "ramping-down point setting method" (RMD.MSDP), the meaning of a value varies.

<When set to manual setting (RMD.MSDP = 1)>

Set a number of pulses at which to start deceleration in the range of 0 ~ 16,777,215 (0FFFFFh). The optimum value for a ramping-down point can be calculated as shown below.

1) Linear deceleration (RMD.MSMD = 0)

Optimum value [Number of pulses] = $\frac{(RFH^2 - RFL^2) \times (RDR + 1)}{(RMG + 1) \times 50,000}$

However, the optimum value for a triangle pattern start, without changing the value in RFH register while the auto FH correction function turning OFF (RMD.MADJ = 1) is calculated as shown in the equation below.

Optimum value [Number of pulses] =
$$\frac{RMV \times (RDR + 1)}{RUR + RDR + 2}$$

- Note: When using idling control, modify the value for RMV in the equation above by deducting the number of idling pulses from the value placed in RMV register. The number of idling pulses will be "1 ~ 6" pulses when RENV2.IDL = 0 ~ 7).
- 2) S-curve deceleration without a linear range (RMD.MSMD = 1 and RDS = 0)

Optimum value [Number of pulses] = $\frac{(RFH^2 - RFL^2) \times (RDR + 1) \times 2}{(RMG + 1) \times 50,000}$

3) S-curve deceleration with a linear range (RMD.MSMD=1 and RDS>0)

Optimum value [Number of pulses] = $\frac{1. (RFH - RFL) \times (RFH - RFL + 2 \times RDS) \times (RDR + 1)}{(RMG + 1) \times 50,000}$

Start deceleration at the point when the (positioning counter value) \leq (RDP register value).

<When set to automatic setting (RMD.MSDP = 0)>

This is an offset value for ramping-down point automatically set. Set in the range of -8,388,608 (800000h) ~ 8,388,607 (7FFFFFh).

Deceleration will be started at an earlier stage when an offset value is a positive number and will feed at the FL speed after decelerating is completed. When a negative number is entered, the deceleration start timing will be delayed. If the offset is not required, set zero.

When a value for ramping-down point is smaller than the optimum value, the speed when stopping will be faster than FL speed. On the other hand, if it is larger than the optimum value, a motor will feed at FL constant speed after decelerating completes.

If RMD.MSDC=0, ramping-down point is automatically set by formula. If the function to make synthesized speed constant is enabled (RMD.MIPF = 1) in interpolation operation, count method is selected. In addition to the case that acceleration time is equal to deceleration time, ramping-down point is automatically set even in the case that acceleration time and deceleration time are different. The error from calculated value may occur at 0.01% frequency and the error may exceed one pulse. Please note that when you use a speed pattern that decelerating pulses number become big.

If RMD.MSDC=1, ramping-down point is automatically specified by count method. This is available only in the case that acceleration time is equal to deceleration time. If they are different, auto setting cannot be disabled. The error from calculated value is within one pulse.

7.2.8 RUS (PRUS): S-curve acceleration range register (16 bits)

This register is used to specify S-curve range in S-curve acceleration.

Specify S-curve acceleration range for S-curve acceleration/deceleration operations in the range of 1 ~ 50,000 (0C350h).

All values from 50,000 ~ 65,535 (0C350h ~ 0FFFFh) will all be replaced with 50,000.

The S-curve acceleration range S_{SU} will be a product of RUS register value and speed magnification (RMG register calculated value)

 S_{SU} [pps] = RUS x Speed magnification

Speeds between FL speed and (FL speed + S_{SU}), and between (FH speed - S_{SU}) and FH speed, will be S-curve acceleration operations. Intermediate speeds will use linear acceleration.

However, if zero is set, "(RFH – RFL) / 2" will be used for internal calculations, and the operation will be an S-curve acceleration without a linear component.

If the minimum value "1" is set, the G9103C will operate with nearly linear acceleration.

If a larger value than "(RFH - RFL) / 2" is set, the speed will not reach the maximum acceleration speed and acceleration time will be different from a calculated value. Therefore, enter a value smaller than "(RFH - RFL) / 2" to the RUS register.

7.2.9 RDS (PRDS): S-curve deceleration range setting register (16 bits)

This register is used to specify S-curve range in S-curve deceleration Specify the S-curve deceleration range for S-curve acceleration/deceleration operations in the range of 1 ~ 50,000 (0C350h).

All values from 50,000 ~ 65,535 (0C350h ~ 0FFFFh) will all be replaced with 50,000.

The S-curve acceleration range S_{SD} will be a product of RDS register value and speed magnification rate (RMG register calculated value).

 S_{SD} [pps] = RDS x Speed magnification

Speeds between FL speed and (FL speed + S_{SD}), and between (FH speed - S_{SD}) and the FH speed, will be S-curve deceleration operations. Intermediate speeds will use linear deceleration.

However, if zero is set, "(RFH – RFL)/2" will be used for internal calculations, and the operation will be an S-curve deceleration without a linear component.

If the minimum value "1" is specified, the G9103C operates with nearly linear acceleration.

If a larger value than "(RFH – RFL) / 2" is specified, a motor will not reach the maximum acceleration speed and deceleration time will be different from a calculated value. Therefore, enter a value smaller than "(RFH – RFL) / 2" to the RDS register.

7.2.10 RFA: FA speed setting register (17 bits)

This register is used to set speed during backlash correction.

Set the correction speed feed amount for use during backlash within the range of 1 ~ 100,000 (186A0h).

All values from 100,000 ~ 131,071 (186A0h ~ 1FFFh) will all be replaced with 100,000.

The actual operating speed will be a product of RFA register value and speed magnification the rate (RMG register calculated value).

This register value is also used for a reverse speed during origin return operation

FA speed [pps] = RFA x Speed magnification

7.3 FH correction

When FH correction function is enabled (RMD.MADJ = 0), and when the feed amount is too small for a normal acceleration and deceleration operation, the LSI will automatically lower the FH speed to eliminate triangle pattern driving.

However, if values in RUR and RDR registers are set so that <u>the (deceleration time) > (acceleration time x 2)</u>, do not use FH correction function.

In order to eliminate triangle driving without using the FH correction function (RMD.MADJ = 1), use manual FH correction. If you use this setting to avoid triangle driving, FH speed has to be changed in advance.



Automatic correction of the maximum speed for changing feed amount

- Note: When using idling control, modify a value for RMV in the equation above by deducting a number of idling pulses from the value placed in RMV register. The number of idling pulses will be "1 ~ 6" pulses when RENV2.IDL = 0 ~ 7).
- < To execute FH correction manually>
- 1) Linear acceleration/deceleration speed (RMD.MSMD = 0) When

$$\mathsf{RMV} \leq \frac{(\mathsf{RFH}^2 - \mathsf{RFL}^2) \times (\mathsf{RUR} + \mathsf{RDR} + 2)}{(\mathsf{RMG} + 1) \times 50000}$$
$$\mathsf{RFH} \leq \sqrt{\frac{(\mathsf{RMG} + 1) \times 50000 \times \mathsf{RMV}}{\mathsf{RUR} + \mathsf{RDR} + 2}} + \mathsf{RFL}^2$$

2) S-curve acceleration without linear acceleration (RMD.MSMD = 1 and RUS = 0, RDS = 0) When

$$\mathsf{RMV} \leq \frac{(\mathsf{RFH}^2 - \mathsf{RFL}^2) \times (\mathsf{RUR} + \mathsf{RDR} + 2) \times 2}{(\mathsf{RMG} + 1) \times 50000}$$
$$\mathsf{RFH} \leq \sqrt{\frac{(\mathsf{RMG} + 1) \times 50000 \times \mathsf{RMV}}{(\mathsf{RUR} + \mathsf{RDR} + 2) \times 2}} + \mathsf{RFL}^2$$

RMV: Positioning amount	RFL: Initial speed	RFH: Operation speed
RUR: Acceleration rate	RDR: Deceleration rate	RMG: Speed magnification
RUS: S-curve acceleration range	RDS: S-curve deceleration range	

- 3) S-curve acceleration/deceleration with linear acceleration/deceleration (RMD.MSMD=1 and RUS > 0, RDS > 0)
 - (3)-1. When RUS = RDS
- (i) Set up a small linear acceleration range

When

$$\mathsf{RMV} \leq \frac{(\mathsf{RFH} + \mathsf{RFL}) \times (\mathsf{RFH} - \mathsf{RFL} + 2 \times \mathsf{RUS}) \times (\mathsf{RUR} + \mathsf{RDR} + 2)}{(\mathsf{RMG} + 1) \times 50000} \text{ and}$$

$$\mathsf{RFH} \leq -\mathsf{RSU} + \sqrt{(\mathsf{RUS} - \mathsf{RFL})^2 + \frac{(\mathsf{RMG} + 1) \times 50000 \times \mathsf{RMV}}{(\mathsf{RUR} + \mathsf{RDR} + 2)}}$$

(ii) Eliminate the linear acceleration/deceleration range

When

$$\mathsf{RMV} \leq \frac{(\mathsf{RUS} + \mathsf{RFL}) \times \mathsf{RUS} \times (\mathsf{RUR} + \mathsf{RDR} + 2) \times 8}{(\mathsf{RMG} + 1) \times 50000}$$

Change to S-curve acceleration/deceleration without a linear acceleration/deceleration range (RUS = 0, RDS = 0),

$$\mathsf{RFH} \leq \sqrt{\frac{(\mathsf{RMG}+1) \times 50000 \times \mathsf{RMV}}{(\mathsf{RUR}+\mathsf{RDR}+2) \times 2}} + \mathsf{RFL}^2$$

RMV: Positioning amount	RFL: Initial speed	RFH: Operation speed
RUR: Acceleration rate	RDR: Deceleration rate	RMG: Speed magnification
RUS: S-curve acceleration range	RDS: S-curve deceleration range	

(3)-2. When RUS < RDS

(i) Set up a small linear acceleration/deceleration range When

$$\mathsf{RMV} \leq \frac{(\mathsf{RFH} + \mathsf{RFL}) \times \{(\mathsf{RFH} - \mathsf{RFL}) \times (\mathsf{RUR} + \mathsf{RDR} + 2) + 2 \times \mathsf{RUS} \times (\mathsf{RUR} + 1) + 2 \times \mathsf{RDS} \times (\mathsf{RDR} + 1)\}}{(\mathsf{RMG} + 1) \times 50000}$$

and

$$\mathsf{RFH} \leq \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{\mathsf{RUR} + \mathsf{RDR} + 2}$$

However, A = RUS x (RUR + 1) + RDS x (RDR + 1) B = {(PMG+1) x 50000 x RMV - 2 x A x RFL + (RUR+RDR+2) x RFL²} x (RUR+RDR+2)

(ii) Eliminate linear acceleration/deceleration range and set up a small linear acceleration section. When

$$\mathsf{RMV} \leq \frac{(\mathsf{RDS} + \mathsf{RFL}) \times \{\mathsf{RDS} \times (\mathsf{RUR} + 2 \times \mathsf{RDR} + 3) + \mathsf{RUS} \times (\mathsf{RUR} + 1)\} \times 4}{(\mathsf{RMG} + 1) \times 50000} \text{ and }$$

,

Change to S-curve acceleration/deceleration without any linear acceleration/deceleration (RUS>0, RDS = 0)

$$\mathsf{RFH} \leq \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{\mathsf{RUR} + 2 \mathsf{x} \mathsf{RDR} + 3}$$

However, A = RUS x (RUR + 1), B = {(RMG+1) x 50000 x RMV - 2 x A x RFL + (RUR+2xRDR+3) x RFL²} x (RUR+2xRDR+3)

(iii) Eliminate linear acceleration/deceleration range

When

$$\mathsf{RMV} \leq \frac{(\mathsf{RUS} + \mathsf{RFL}) \times \mathsf{RUS} \times (\mathsf{RUR} + \mathsf{PRDR} + 2) \times 8}{(\mathsf{RMG} + 1) \times 50000}$$

Change to S-curve acceleration/deceleration without any linear acceleration/deceleration (RUS=0, RDS=0),

$$\mathsf{RFH} \leq \sqrt{\frac{(\mathsf{RMG}+1) \times 50000 \times \mathsf{RMV}}{(\mathsf{RUR}+\mathsf{RDR}+2) \times 2}} + \mathsf{RFL}^2$$

RMV: Positioning amount	RFL: Initial speed	RFH: Operation speed	
RUR: Acceleration rate	RDR: Deceleration rate	RMG: Speed magnification	
RUS: S-curve acceleration range	RDS: S-curve deceleration	on range	

(3)-3. When RUS > RDS

(i) Set up a small linear acceleration/deceleration range When

$$\mathsf{RMV} \leq \frac{(\mathsf{RFH} + \mathsf{RFL}) \times \{(\mathsf{RFH} - \mathsf{RFL} \times (\mathsf{RUR} + \mathsf{RDR} + 2) + 2 \times \mathsf{RUS} \times (\mathsf{RUR} + 1) + 2 \times \mathsf{RDS} \times (\mathsf{RDR} + 1)\}}{(\mathsf{RMG} + 1) \times 50000}$$

and

$$RMV > \frac{(RUS + RFL) \times (RUS \times (2 \times RUR + RDR + 3) + RDS \times (RDR + 1) \times 4}{(RMG + 1) \times 50000}$$

Then,

$$\mathsf{RFH} \leq \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{\mathsf{RUR} + \mathsf{RDR} + 2}$$

However, A = RUS x (RUR + 1) + RDS x (RDR + 1), B= {(RMG+1) x 50000 x RMV - 2 x A x RFL + (RUR + RDR + 2) x RFL²} x (RUR + RDR + 2)

(ii) Eliminate linear acceleration section and set up a small linear deceleration range. When

$$\mathsf{RMV} \leq \frac{(\mathsf{RUS} + \mathsf{RFL}) \times \{\mathsf{RUS} \times (2 \times \mathsf{RUR} + \mathsf{RDR} + 3) + \mathsf{RDS} \times (\mathsf{RDR} + 1)\} \times 4}{(\mathsf{RMG} + 1) \times 50000} \text{ and}$$

,

Change to S-curve acceleration/deceleration without any linear acceleration (RUS = 0, RDS > 0)

$$\mathsf{RFH} \leq \frac{-\mathsf{A} + \sqrt{\mathsf{A}^2 + \mathsf{B}}}{2 \times \mathsf{RUR} + \mathsf{RDR} + 3}$$

However, A = RDS x (RDR + 1), B= {(RMG+1) x 50000 x RMV - 2 x A x RFL + (2 x RUR + RDR + 3) x RFL²} x (2 x RUR + RDR + 3)

(iii) Eliminate linear acceleration/deceleration range

When

$$\mathsf{RMV} \leq \frac{(\mathsf{RUS} + \mathsf{RFL}) \times \mathsf{RUS} \times (\mathsf{RUR} + \mathsf{RDR} + 2) \times 8}{(\mathsf{RMG} + 1) \times 50000}$$

Change to S-curve acceleration/deceleration without any linear acceleration/deceleration (RUS = 0, RDS = 0),

 $\mathsf{RFH} \leq \sqrt{\frac{(\mathsf{RMG} + 1) \times 50000 \times \mathsf{RMV}}{(\mathsf{RUR} + \mathsf{RDR} + 2) \times 2}} + \mathsf{RFL}^2$

RMV: Positioning amount	RFL: Initial speed	RFH: Operation speed
RUR: Acceleration rate	RDR: Deceleration rate	RMG: Speed magnification rate
RUS: S-curve acceleration range	RDS: S-curve deceleration range	

7.4 Example of setting up an acceleration/deceleration speed pattern

- Ex.: When the initial speed =10 pps, the operation speed = 110 kpps, and the acceleration/deceleration time = 300 ms,
- 1) Select a value so that magnification is 2x mode in order to output 110 kpps. RMG = 99 (63h)
- 2) Since 2x mode is selected, set 1/2 of operation speed (110kpps) to the register. RFH = 55000 (D6D8h)
- 3) Since 2x mode is set, set 1/2 of the initial speed (10pps) to the register. RFL = 5 (0005h)
- 4) In order to make the acceleration/deceleration time 300 ms, set RUR = 26.275, from the equation for the acceleration time and RUR register value.

Acceleration	n time [s] =	<u>(RFH - RFL) x (RUR + 1) x 8</u> 40,000,000	
There	0.3 =	(55000 - 5) x (RUR + 1) x 8 40,000,000	
men,	RUR =	$\frac{40,000,000 \times 0.3}{(55000 - 5) \times 8} - 1$	
<u>RUR = 26.275</u>			

However, since only integers can be entered for RUR register, use "26" or "27." The actual acceleration/deceleration time will be 297 ms (if RUR = "26"), or 308 ms (if RUR = "27").

An example of the speed pattern when RUR = 27



7.5 Changing speed patterns while in operation

By changing RFL register value or RFH register value during operation, operation speed can be changed on the fly (speed override). By changing RUR, RDR, RUS, RDS register values, acceleration speed can be changed.

However, if auto ramping-down point setting is enabled (RMD.MSDP = 0) in such operation as positioning mode (RMD.MOD = 41h), do not change values for RFL, RUR, RDR, RUS, or RDS registers. The auto ramping-down point setting function will not work correctly.



- 1) When you use a smaller RFH register value while accelerating, a motor accelerates / decelerates until it reaches the set speed.
- 2), 3) When you change RFH register value after acceleration/deceleration is complete, a motor will continue accelerating or decelerating until it reaches a new speed.



- 1) When you use a smaller RFH register value while accelerating and if ((changed speed) < (speed before change)), a motor will decelerate using an S-curve until it reaches the set speed.
- 5) When you use a smaller RFH register value while a motor is accelerating and if ((changed speed) ≦ (speed before change)),the motor will accelerate without changing the S-curve's characteristic until it reaches the set speed.
- 4) When you use a larger RFH register value while accelerating, the motor will accelerate to the original speed entered without changing the S-curve's characteristic. Then it will accelerate again until it reaches the newly set speed.
- 2), 3) If RFH register value is changed after the acceleration/deceleration is complete, the motor will accelerate/decelerate using an S-curve until it reaches a set speed.

8. Description of the functions

<u>8.1 Reset</u>

After turning ON the power, make sure to reset the LSI before beginning to use it.

Reset the G9103C while RST= L level.

While resetting, input at least 10 cycles of CLK signal when CKSL= L level. When CKSL = H level, input at least 20 cycles of CLK signal.

After a reset, the status of the LSI will be as follows.

Item	Reset status (initial status)
Internal registers	0
Control commands	0
P0 ~ P7 terminals	Input terminal
STA, STP terminals	H level
OUT, DIR terminals	H level
ERC terminal	H level
BSY/PH1, FUP/PH2, FDW/PH3, MVC/PH4 terminals	H level

8.2 Position override

This LSI can override (change) the target position during operation. There are two methods for overriding a target position.

8.2.1 Target position override 1

By rewriting a target position data (RMV), the target position can be changed. The starting position is used as a reference to change target position.

- If a new target position is further away from the original target position during acceleration or constant speed operation, the motor will maintain the operation using the same speed pattern and it will complete the positioning operation at the position specified in the new data.
- 2) If a new target position is further away from the original target position during deceleration, the motor will accelerate from the current position to FH speed again and complete the positioning operation at the position specified in the new data.

Assume that the current speed is Fu, and when RFL = Fu, a curve of next acceleration will be equal to a normal acceleration curve.

3) If the current position has already passed over a new target position, or the target position is changed to a position that is closer than the original position during deceleration, a motor will decelerate and stop. Then, the operation will reverse and complete the positioning operation at the position specified in the new data.

The motor accelerates/decelerates only when starting in high speed. Target position data (RMV) can be rewritten any number of times until positioning operation is complete.



Note1: If auto ramping-down point setting function is enabled and the "deceleration time > acceleration time x 2", it may be the case that the motor cannot reduce the speed to FL speed, as shown below. In this case, if a target position is set closer than original position while a motor is decelerating, a motor will decelerate along the deceleration curve from original target position, and then decelerate to FL speed and finally stop. Then the motor will start moving in opposite direction to the new position.

Therefore, the overrun beyond the original target position will occur during deceleration (shaded area in the below figure).



To avoid creating an overrun condition, make sure that deceleration time is less than two times of the acceleration time. If the deceleration time is more than double of the acceleration time, set the ramping-down point manually.

Note 2: The position override is only enabled during operation (FL, constant speed, FH constant speed, accelerating, decelerating, or backlash correction). If the speed is overridden just before the motor stops, the speed override may not be accepted. If you need to override a speed just before stop, you must determine if the G9103C can accept the override or not by the stop position.

By using WRMVOR (0080h) command when writing to RMV register, the center LSI outputs an interrupt request signal when the G9103C fails to override. In this case, determine whether the override is accepted or not by the stop position, too. The cause of error interrupt can be checked in **REST** register.

The center LSI recognized that override had failed when an WRMVOR (0080h) command is written while a motor stops. Therefore, if you try to write WRMVOR (0080h) command before the motor starts, the center LSI outputs an interrupt request signal.

8.2.2 Target position override 2 (PCS signal)

If PCS signal is set to be enabled (RMD.MPCS = 1) in positioning operation (RMD.MOD=41h), the G9103C will perform positioning operations for an amount specified in RMV register, based on the timing when PCS signal turns ON and writing STAON (0028h) command after pulse output start.

I ne logic of a PCS sign	al can be changed. The PCS te	erminal status can be check	ed using RSIS	SPCS bit.
Input function of PCS s	ignal	<prmd.mpcs></prmd.mpcs>	[RMD]	(WRITE)
0: Disabled.			15	8
1: Enabled. Number	of pulses is controlled after PC	S signal turns ON.		
Input logic of PCS sign	al	<renv1.pcsl></renv1.pcsl>	[RENV1]	(WRITE)
0: Negative logic.			31	24
1: Positive logic.				
				- - N
Input status of PCS sig	nal	<rsts.spcs></rsts.spcs>	[RSTS]	(READ)
0: OFF.			15	8
1: ON.				
			- n - - -	
Input substitute for PCS	3 signal	<staon></staon>	[Command]	
Perform processing t	hat is identical to those perform	ned by supplying a PCS		
signal.			0028h	

8.3 Output pulse control

8.3.1 Output pulse mode

There are four types of common command pulse modes, two types of Two-pulse modes and two types of 90 degree phase difference mode.

Common pulse mode:	This mode is to output operation pulses from OUT terminal and the direction signal from DIR terminal.
Two-pulse mode:	This mode is to output $(+)$ direction operation pulses from OUT terminal, and outputs $(-)$ direction operation pulses from DIR terminal.
90 degree phase	
difference mode:	This mode is to output 90 degree phase difference through OUT and DIR terminals. One cycle 90-degree phase difference is equivalent to 4x (4 pulses) of common or two-pulse mode.

The output mode for command pulses is set in RENV1.PMD.

If motor drivers using the common pulse mode need a lag time bit since direction signal changes, until receiving a command pulse, use a direction change timer.

If direction change timer function is enabled (RENV1.DTMF = 0), operation can be delayed for one direction change timer unit (0.2 ms), after changing the direction signal.

If function to reverse motor rotation direction is enabled (RENV1.MREV = 1), the wave profiles of "When feeding in (+) direction", and "When feeding in (-) direction" in the following figure are switched and the direction of the motor rotation can be reversed. (The direction of the motor rotation is also reversed when excitation sequence is output.)

Output pulse mode					<renv1.pmd></renv1.pmd>	[RENV1	(WRITE)
	PMD	When feeding in the positive direction		When feeding in the negative direction		7	0
		OUT signal	DIR signal	OUT signal	DIR signal		n n n
	000		High		Low		
	001		High		Low		
	010		Low		High		
	011		Low		High		
	100		High	High			
	101	OUT					
	101	DIR					
	110	OUT					
	110	DIR		DIR			
	111	$\Box \Box$	Low	Low			
Di	rection chang	e timer function		•	<renv1.dtmf></renv1.dtmf>	[RENV1]	(WRITE)
	0: Enabled. 1: Disabled						24
_							
Fu	inction to reve 0: Enabled	[RENV1]	(WRITE)				
	1: Disabled.		24				

8.3.2 Control the output pulse width and operation complete timing

In order to put the timing of stopping forward, this LSI controls output pulse width.

When control of output pulse width is enabled (RENV1.PDTC = 0), in the case that output speed of command pulse is slower than approximately 2.44kpps. Output pulse width is kept constant approx. 200 μ s. For faster pulse speeds than this, output pulse width fluctuates at approximate 50% duty rate. By setting control of input pulse speed is disabled (RENV1.PDTC = 1), the output pulse width fluctuates at approximate 50% duty rate even if output speed of command pulse is slower than approximately 2.44kpps. In this case, output pulse width may exceed approximately 200 μ s.

Also, when setting RMD.METM bit, the operation complete timing can be changed. If control of output pulse speed is enabled (RENV1.PDTC = 0) and operation complete timing is set to the time when output pulse width is complete (RMD.METM = 1), operation can finished within approximately 200 μ s after the G9103C outputs the last pulse regardless of output speed of command pulse.

1) When RMD.METM = 0 (When output pulse cycle is complete)



2) When RMD.METM = 1 (when output pulse width is complete)



Note: When you start automatically next operation using pre-registers, set operation complete timing to "when output pulse cycle is complete"(RMD.METM = 0). If you set it to "When output pulse width is complete" (RMD.METM = 1), the interval between the last pulse and the initial pulse of next operation will be narrow such as approximately 750 ns.

Operation complete timing	<rmd.metm></rmd.metm>	[RMD]	(WRITE)
0: When output pulse cycle is complete.		15	8
1: When output pulse width is complete.			n
Function to control output pulse width	<renv1.pdtc></renv1.pdtc>	[RENV1]	(WRITE)
0: Enabled. In the case that output speed of command p	31	24	
approximately 2.44kpps, pulse width is kept constant 1: Disabled. Output pulse width is fluctuated at approxim	n -		
8.4 Idling control

When starting acceleration or deceleration operation of stepper motor, acceleration can be started after the output of a few pulses at FL speed and that eliminates occurrence of output of step by quick acceleration. This pulse is referred to as "idling pulse". Set the number of pulses for idling in RENV5.IDL bit. If you do not use this function, enter a value "n" of 0 or 1. The LSI will start the acceleration at the same time it begins outputting command pulses. Therefore, the initial speed will be faster than the FL speed. To use this function, enter a value "n" of 2 ~ 7. The LSI will start the acceleration by beginning its output on the nth pulse. Therefore, the initial speed will be the FL speed can be set to start automatically at upper speed limit of stepper motor. The number of idling pulses will be "n-1" pulse.

Even if this function is used with the positioning mode, the total feed amount will not change.

[Setting idling pulses and the acceleration start timing]

Number of idling pulses (0 ~ 6 pulses)	< RENV2.IDL>	[RENV2]	(WRITE)
0 : Disabled.		23	16
1 ~ 7: n−1 pulse. "n" is a setting value.		- n n r	ו
Idling control counter value	<rspd.idc></rspd.idc>	[RSPD]	(READ)
Read idling control counter value.		31	24
			- n n n

8.5 Mechanical external input control

<u>8.5.1 +EL, -EL signal</u>

When an end limit signal (+EL signal in (+) direction and -EL signal in (-) direction) in the feed direction turns ON while operating, a motor will stop immediately or decelerate and stop. After stopping, even if EL signal is turned OFF, the motor will remain stopped. For safety, keep EL signal ON until the position reaches the end of the stroke.

If EL signal is ON when writing a start command, a motor cannot start moving in the direction of the EL signal that is ON.

By setting RENV1.ELM bit , the stopping pattern to be used when EL signal is turned ON can be selected from immediate stop or deceleration stop (with high speed start only). However, when the deceleration stop is selected, please note to have room mechanically because a motor stops after passing through the EL position.

The minimum pulse width of EL signal is 4 μ s when input filter is ON. When input filter is disabled, the minimum pulse width is 0.1 μ s.

EL signal can be monitored by reading RSTS register.

By reading REST register, you can check for an error interrupt caused by EL signal turning ON. When in the timer mode, this signal is ignored. Even in this case, EL signal can be checked by reading RSTS register.

Input logic of the EL signal can be set using the ELL terminal.

Input logic of EL signal	<ell terminal=""></ell>	
L: Positive logic input		
H: Negative logic input		
Stop method to be used when EL signal turns ON		[RENV1] (WRITE)
	<renv1.elm></renv1.elm>	7 0
0: Stop immediately		
1: Decelerate and stop		<u> - - - - n - - -</u>
Input status of +EL signal	<rsts.spel></rsts.spel>	[RMD] (READ)
0: OFF.		7 0
1: ON.		
		<u> h h - - - - - - - - </u>
Input status of -EL signal	<rsts.smel></rsts.smel>	[RMD] (READ)
0: OFF.		7 0
1: ON.		n n
Input filter function of EL signal	<renv1.fltr></renv1.fltr>	[RENV1] (WRITE)
0: Enabled. Signal shorter than 150 ns will be ignored.		31 24
1: Disabled.		
		- - - - - n -

Note 1: Operation after EL signal turning ON may be different from the above for the origin return operation (6.4.1), the origin search operation (6.4.3), and the EL or SL operation mode (6.5). See the description of each operation mode.

8.5.2 SD signal

If SD signal input is disabled (RMD.MSDE=0), SD signal input is ignored. If SD signal input is enabled (RMD.MSDE = 1) and the SD signal is turned ON while in operation, the LSI makes a motor to : 1) decelerate, 2) latch and decelerate, 3) decelerate and stop, or 4) latch and perform a deceleration stop, according to the setting of RENV1.SDM bit and RENV1.SDLT bit.

- 1) Deceleration <RENV1.SDM = 0, RENV1.SDLT = 0>
- While feeding at constant speed, SD signal is ignored. While in high speed operation a motor decelerates to FL speed when SD signal is turned ON. After decelerating, or while decelerating, if the SD signal turns OFF, the motor will accelerate to FH speed.
- If SD signal is turned ON when a high speed command is written, a motor will operate at FL speed. When SD signal is turned OFF, the motor will accelerate to FH speed.

[FL constant speed operation] [FH constant speed operation] [High speed operation]



- 2) Latch and decelerate <RENV1.SDM = 0, RENV1.SDLT = 1>
- While feeding at constant speed, SD signal is ignored. While in high speed operation, a motor decelerates to FL speed by turning SD signal ON. Even if SD signal is turned OFF after decelerating or while decelerating, a motor will continue moving at FL speed and will not accelerate to FH speed.
- If SD signal is turned ON while writing a high speed command, a motor will feed at FL speed. Even if SD signal is turned OFF, a motor will not accelerate to FH speed.

[FL constant speed operation] [FH constant speed operation] [High speed operation]



- 3) Deceleration stop <RENV1.SDM=1, RENV1.SDLT = 0>
- If SD signal is turned ON while in constant speed operation, a motor stops. While in high speed operation, a motor decelerates to FL speed when a SD signal is turned ON, and then stops. If SD signal is turned OFF during deceleration, a motor accelerates to FH speed.
- If SD signal is turned ON after writing a start command, a motor completes its operation without another start.
- When a motor stops, error interrupt occurs (REST.ESSD=1) and the center LSI outputs an interrupt request signal.

[FL constant speed operation] [FH constant speed operation] [High speed operation]



- 4) Latched, deceleration stop <RENV1.SDM = 1, RENV1.SDLT=1>
- If SD signal is turned ON while in constant speed operation, a motor stops. If SD signal is turned ON while in high speed operation, a motor decelerates to FL speed and then stop. Even if SD signal is turned OFF during deceleration, the motor does not accelerate.
- If SD signal is turned ON while writing a start command, a motor completes its operation without another start.
- When a motor stops, error interrupt occurs and the center LSI outputs an interrupt request signal.

[FL constant speed operation] [FH constant speed operation] [High speed operation]



Input logic of SD signal can be changed. If SD latched input is enabled (RENV1.SDLT=1) as input method of SD signal, Latch signal will be reset if SD signal is OFF at the next start. Latch signal is also reset when input of SD latch signal is disabled (RENV1.SDLT=0).

The minimum pulse width of the SD signal is 4 μ s when input filter is enabled (RENV1.FLTR=0) and 0.1 μ s when input filter is disabled (RENV1.FLTR=0).

SD signal and SD latch signal can be checked by reading RSTS register. SD signal terminal status can be checked by reading RSTS register. By reading REST register, you can check for an error interrupt caused by the SD signal turning ON.

Input function of SD signal	<rmd.msde></rmd.msde>	[RMD]	(WRITE)
0: Enabled.		15	8
1: Disabled.			
Input logic of SD signal	<renv1.sdl></renv1.sdl>	[REMV1]	(WRITE)
U: Negative logic		7	0
		- n	
Operation to be used when SD signal is turned ON	<renv1.sdm></renv1.sdm>	[RENV1]	(WRITE)
0: Decelerates and feeds at FL constant speed		7	0
1: Decelerates and stops.			
Input function of SD latch signal	<renv1.sdli></renv1.sdli>	[RENV1]	(WRITE)
U: Disabled.		7	0
1: Enabled.	start and when SD	n	
latch signal input is enabled (RENIV1 SDIT)			
Input status of SD latch signal		IRSTSI	(READ)
0. OFF		15	(I(E/(D))
1: ON		15	0
			- n -
Input status of SD signal	<rsts.sdin></rsts.sdin>	[RSTS]	(READ)
0: OFF		15	8
1: ON			
Energiate an art status	DECTECOD		
Error Interrupt status	<resi.essd></resi.essd>	[REST]	(READ)
1. Decelerate and stop caused by the SD signal turning Of	N	15	8
			n
Input filter function of SD signal	<renv1.fltr></renv1.fltr>	[RENV1]	(WRITE)
0: Enabled. Signals shorter than 150 ns will be ignored.		31	24
1: Disabled.		- - - - -	- n -

8.5.3 ORG and EZ signals

These signals are enabled in the origin return modes (origin return, leaving origin position, and origin position search) and in the operation mode to feed EZ count amount. Specify operation mode and an operation direction using RMD.MOD bit.

The G9103C latches ORG signal on the rising edge of command pulses (negative logic). The minimum pulse length of ORG signal is one cycle period of command pulses.

Since ORG signal input is latched internally, there is no need to keep the signal ON externally. The ORG latch signal is reset when the motor stops.

Input logic of ORG signal can be changed by RENV1.ORGL bit and EZ signals can be changed using RENV2.EZL bit.

By reading RSTS register, you can check the status of ORG and EZ terminals.

For details about origin return operation modes, see "6.4 Origin position operation mode".

The following figure shows the timing to count the first EZ signal ON after ORG signal turns ON in the operation mode to count EA signal ON.



- (i) When $t \ge 100\mu s$, EZ signal is counted.
- (ii) When $50\mu s < t < 100\mu s$, it is undetermined to count EZ signal.
- (iii) When $t \le 50\mu s$, EZ signal is not counted.

Operating mode to enable ORG and EZ signals	<rmd.mod></rmd.mod>	[RMD]	(WRITE)
001 0000: Origin return in (+) direction		7	0
001 0010: Leaving from the origin position in (+) direction			
001 0101: Origin position search in (+) direction			nininin
010 0100: Operation to feed EZ count amount in (+) direc	tion		
001 1000: Origin return in (-) direction			
001 1010: Leave from the origin position in $(-)$ direction			
001 1101: Origin position search in $(-)$ direction			
010 1100: Operation to feed EZ count amount in (-) direc	tion		
Origin return method	<renv3.orm></renv3.orm>	[REMV3]	(WRITE)
See "5.4.4.4. RENV3: Environmental setting 3 register".		7	0
			nnnn
Insut logic of ODC signal			
	<renv1.orgl></renv1.orgl>	[RENV1]	(WRITE)
0: Negative logic.		7	0
		n	
Input status of ORG signal	<rsts.sorg></rsts.sorg>	[RSTS]	(READ)
0: OFF.		15	8
1: ON.			
			- - n
EZ count value to be used for Origin return	<renv3.ezd></renv3.ezd>	[RENV3]	(WRITE)
Set an EZ count number as a condition to complete origin	n return using EZ	7	0
count.			
Specify a value (count number –1) in RENV3.EZD bit. Set	ting range is 0 ~ 15.		- - - -
Input logic of EZ signal	<renv2.ezl></renv2.ezl>	[RENV2]	(WRITE)
0: Falling edge		15	8
1: Rising edge			

Input status of EZ signal	<rsts.sez></rsts.sez>	[RSTS]	(READ)
0: OFF		23	16
1: ON			n
Input filter function of EZ signal.	<renv2.einf></renv2.einf>	[RENV2]	(WRITE)
0: Enabled. Signals shorter than 150 ns will be ignored.		15	8
1: Disabled.			n

8.6 Motor driver I/F signal

8.6.1 INP signal (for servomotor)

The servo driver systems to accept pulse strings input have a deviation counter to count the difference between command pulse inputs and feedback pulse inputs. The driver controls motor so as to adjust the difference to zero. In other words, a servomotor operates behind command pulses and, even after the command pulses stop, the servomotor systems keep feeding until the count in the deviation counter reaches zero.

This LSI can receive a positioning complete signal (INP signal) from a servo driver in place of pulse output complete timing to determine when an operation is complete.

When INP signal input is used to indicate completion status of an operation, BSY signal when an operation is complete, a stop condition of the main status (MSTS.SINT, MSTS.SEND, MSTS.SERR, MSTS.SEVT, MSTS.SBSY), and an operation status of extension status (RSTS.CND) will also change when the INP signal is input.

Input logic of INP signal can be changed by setting RENV1.INPL bit.

The minimum pulse width of INP signal is 4 μ s when the input filter is enabled (RENV1.FLTR=0). If the input filter is disabled (RENV1.FLTR = 1), the minimum pulse width will be 0.1 μ s.

If INP signal is already ON when the G9103C is finished outputting pulses, it treats the operation as complete, without any delay.

INP signal can be checked by reading RSTS register.

Input function of INP signal	<rmd.minp></rmd.minp>	[RMD]	(WRITE)
0: Disabled. The terminal status can be checked by RSTS.SINP bit.		15	8
1: Enabled. Operation complete delays until INP signal tu	irns ON.		n -
Input logic of INP signal	<renv1.inpl></renv1.inpl>	[RENV1]	(WRITE)
0: Negative logic		23	16
1: Positive logic		- n	
Input status of INP signal	<rsts.sinp></rsts.sinp>	[RSTS]	(READ)
0: OFF		23	16
1: ON			n
Input filter function of INP signal	<renv1.fltr></renv1.fltr>	[RENV1]	(WRITE)
0: Enabled. Signals shorter than 4 µs will be ignored.		31	24
1: Disabled.			n -

Note. When you want to continue interpolation operation using pre-register, the operation time of all interpolated axes should be same. Therefore, do not use delay by the INP signals,

8.6.2 ERC signal (for servomotor)

The servomotor does not stop until the deviation counter in the servo driver reaches "0" even if a command pulse is stopped. In order to stop the servomotor immediately when completing origin return operation, etc., it is necessary to clear the deviation counter in the servo driver.

This LSI can output ERC signal to clear the deviation counter in the servo driver. The ERC signal is output as one-shot signal or level signal and can be selected by RENV1.EPW bit. If a lag time is needed until the servo driver accept command pulses after the ERC signal returns to OFF, the time for the ERC signal OFF timer can be set by RENV1.ETW bit.

Note. ERC signal is output from the ERC/CDWN terminal. When ERC signal is selected (RENV1.CDWN=0). When CDWN signal is selected (RENV1.CDWN=1), the CDWN signal is output.



In order to output ERC signal at completing origin return operation, set auto output of ERC signal to enabled (RENV1.EROR=1). For the output timing of ERC signal, see the timing wave shape in "6.4.1 Origin return operation".

In order to output ERC signal at the stopping by inputting of EL, ALM or EMG signals, and a CMEMG (0005h) command, set auto output of ERC signal to enabled (RENV1.EROE = 1). When the motor decelerates and stops, ERC signal is not output even if automatic output is selected. ERC signal can be output by writing ERCOUT (0024h) command.

The output logic of the ERC signal can be changed by the setting RENV1 register and ERC signal can be monitored by reading RSTS register.

Output signal of ERC/CDWN terminal	<renv1.cdwn></renv1.cdwn>	[REMV1]	(WRITE)
0: ERC signal.		31	24
1: CDWN signal.		n	
Function to output ERC signal automatically at error stop	<renv1.eroe></renv1.eroe>	[REMV1]	(WRITE)
0: Disabled.		15	8
1: Enabled.			n
Function to output ERC signal automatically at origin retu	rn complete	[RENV1]	(WRITE)
	<renv1.eror></renv1.eror>	15	、 8
0: Disabled.			
Set the width of ERC signal output	<renv1.epw></renv1.epw>	[RENV1]	(READ)
$100: 12.5 \ \mu\text{s}$. $101: 100 \ \mu\text{s}$. $110: 400 \ \mu\text{s}$. $111: 1.6$	ms.	15	8
100. 13 ms. 101. 51 ms. 110. 102 ms. 111. Leve	er output.	- n n n -	
Output logic of ERC signal	<renv1.ercl></renv1.ercl>	[RENV1]	(WRITE)
0: Negative logic.		15	8
1: Positive logic.		n	
Off timer time of ERC signal	<renv1.etw></renv1.etw>	IRENV11	(WRITE)
00:0 µs. 10:1.6 ms.		23	16
01:13 µs. 11:102 ms.			
			- n n
Output status of ERC signal	<rest.serc></rest.serc>	[RSTS]	(READ)
		15	8
1: ON.		n	
Output command of ERC signal	<ercout></ercout>	[Command]	
Output ERC signal.		0024	h
Reset command of ERC signal	<command/>	[Command]	
Reset ERC signal.		0025	ih
		0020	

8.6.3 CDWN signal (for stepper motor)

In control stepper motor, there is a case that you want to turn current down to reduce motor's heat generation while stopping. (Current down control)

This LSI has a function for outputting current down signals (CDWN).

By a start command is written, G9103C turns CDWN signal off (normal current). After the setting time has elapsed after the motor stops, G9103C starts the motor. If the setting time elapses after the motor stops, this LSI turns CDWN signal ON (Current down).

When you write a next start command while the CDWN signal still be off after a motor stops, this LSI starts to operate the motor immediately.

The timer at the start and stop doubles as the timer to control ERC signal. However, the time range that you can select by RENV1.EPW bit and RENV1.ETW.bit is different from the timer range to control ERC signal.

Note. CDWN signal is output from the ERC/CDWN terminal. When CDWN signal is selected (RENV1.CDWN=1), the CDWN signal is output. When ERC signal is selected (RENV1.CDWN=0), the ERC signal is output.



Output logic of the CDWN signal can be changed by setting RENV1 register and CDWN signal can be checked by reading RSTS register.

Output signal of ERC/CDWN	<renv1.cdwn></renv1.cdwn>	[REMV1]	(WRITE)
0: ERC signal.		31	24
1: CDWN signal.		n	
Time to return current	<renv1 epw=""></renv1>	IRFMV/11	
000: 6.4 ms 001: 13.0 ms 010: 25.6 ms 0	011: 51.0 ms	15	(m) 8
100: 102.0 ms 101: 205.0 ms 110: 410.0 ms 1	111: Prohibited setting.		
		- n n n -	
Output logic of CDWN signal	<renv1.ercl></renv1.ercl>	[REMV1]	(WRITE)
0: Negative logic		15	8
1: Positive logic		n	
Time to delay current down	<renv1.etw></renv1.etw>	[REMV1]	(WRITE)
00: 51 ms 01: 102 ms 10: 205 ms 11:	: 410 ms	23	16
			- n n
Output status of CDWN signal	<rsts.serc></rsts.serc>	[REMV1]	(WRITE)
0: OFF		15	8
1: ON		n	
Reset command of CDWN signal	<ercrst></ercrst>	[Command]	
Reset CDWN signal.		0025h	١

8.6.4 ALM signal

Inputs the alarm signal (ALM). If the ALM signal turns ON while operating, a motor stops immediately or decelerates and stops. However, the motor decelerates and stops by inputting ALM signal only at the high-speed start. At constant speed start, a motor stops immediately.

If ALM signal is ON at writing a start command, any pulses are not output.

The minimum pulse width of ALM signal is 4 μ s when the input filter is enabled (RENV1.FLTR = 0). If the input filter is disabled (RENV1.FLTR = 0), the minimum pulse width is 0.1 μ s.

The input logic of the ALM signal can be changed and the ALM signal can be checked by reading RSTS register.

Operation to be used when ALM signal turns ON.	<remv1.almm></remv1.almm>	[RENV1]	(WRITE)
0: Stop immediately.		15	8
1: Decelerate and stop. (Only at high-speed start)			n
Input logic of INP signal	<renv1.alml></renv1.alml>	[RENV1]	(WRITE)
0: Negative logic		15	8
1: Positive logic			
			- 11 -
Read ALM signal	<rsts.salm></rsts.salm>	[RSTS]	(READ)
0: OFF		7	0
1: ON		n	
Error interrupt status	<rsts.esal></rsts.esal>	[RSTS]	(READ)
1: Stop by ALM signal ON		7	0
		n	
Input filter function of ALM signal	<renv1.fltr></renv1.fltr>	[RENV1]	(WRITE)
0: Enabled. Pulses shorter than 4 µs are ignored.		31	24
			- n -

8.7 External start and simultaneous start

This LSI can start operation by external STA signal using STA terminals. Set holding start to enabled (PRMD.MSY = 1) and the LSI will start feeding when STA turns ON after writing a start command. Logic of STA signal cannot be changed.

When you want to control multiple axes using more than one LSI, connect the STA terminal on each LSI with another STA terminal and input external STA signal, axes that are "waiting for STA input" can be started simultaneously. STA signal can be output from STA terminal, instead of external STA signal.

Event interrupt cause ON (RIST.ISSA = 1) and event interrupt ON (MSTS.SEVT = 1) can be checked when STA signal turns ON. In order to occur event interrupt when STA signal ON, the setting "when STA signal is ON" is enabled (RIRQ.IRSA = 1) needs to be set.

Operation status waiting for STA signal input (RSTS.CND) and input status of STA signal (RSTS.SSTA) can be checked by reading RSTS register.

<How to make a simultaneous start>

After setting holding start of the axes you want to start simultaneously is enabled (RMD.MSY = 1), write a start command and put the axes in the "waiting for STA signal" status. Then, start the axes simultaneously by either of the methods described below.

- 1) By writing a CMSTA (0006h) command, the LSI will output a one shot signal of approx. 0.4 μs from STA terminal.
- Input STA signal from outside to STA terminal.
 Supply STA signal after driving the terminal with open collector output (74LS06 or equivalent).

The STA signal can be supplied as level trigger or edge trigger inputs. However, when level trigger input is selected, if start command is written when STA signal turns ON and a, a motor starts immediately. After connecting terminal on each LSI, movement of each axis can still be started independently using start commands.

To release the "waiting for STA input" condition, write an immediate stop command (0049h). Movements on the axes can be started simultaneously by a start command of broadcast communication without STA terminal.

(Regarding broadcast communication commands, see "5.1.2.4 Broadcast communication")

1) To start axes controlled by different LSIs simultaneously, connect the LSIs as follows.



2) To start simultaneously from an external circuit, connect the LSIs as follows.



As start signal, input a one shot input signal with a pulse width of at least approx. 0.2 µs.

Holding start function	<rmd msy=""></rmd>	[RMD]	(WRITE)
0: Disabled.		15	8
1: Enabled.		- n	
Input type of STA signal	<pre>_RENIV1 STAM></pre>	[RENV1]	(WRITE)
0: Level trigger (L level)		23	16
1: Edge trigger (falling edge)			n
Input status of STA signal	<rsts ssta=""></rsts>	[RSTS]	(READ)
0: OFF (H level)		15	8
1: ON (L level)		r	1
Operation status	<rsts.cnd></rsts.cnd>	[RSTS]	(READ)
0001: Waiting for STA input		7	0
		r	n n n
Event interrupt cause	<rirq.irsa></rirq.irsa>	[RIRQ]	(WRITE)
1: When STA input is ON.		15	8
		n -	
Event interrupt status	<rist.issa></rist.issa>	[RSTS]	(READ)
1: When STA signal is ON.		15	8
		n -	
Output of STA signal	<cmsta></cmsta>	[Command]	
Output a one shot signal of pulse width 0.4 µs from S	STA terminal.		
(Own axis starts simultaneously because a signal is	input again.)	0006h	
Input substitute of STA signal	<spsta></spsta>	[Command]	
Only own axis starts because of signal is not output.		002Ah	

8.8 External stop / simultaneous stop

This LSI can execute an immediate stop or a deceleration stop triggered by an external signal using STP terminal. If input of STP signal is enabled (RMD.MSPE = 1), a motor stops immediately or decelerates and stops when STP signal turns ON. Input logic of STP terminal cannot be changed.

When multiple LSIs are used to control multiple axes, connect STP terminal on each LSI with another STP terminal and input the same signal so that the axes that are set to stop on a STP signal can be stopped simultaneously. Instead of external STP signal, STP signal can also be output from STP terminal. The cause motor stops by STP signal turning ON can be checked by error interrupt cause turning ON (REST.ESSP = 1) and error interrupt turning ON (MSTS.SERR = 1). Input status of STP signal (RSTS.SSTP) is checked by Reading RSTS register.

<How to make a simultaneous stop>

After input of STP signal to stop axes to be stopped simultaneously is enabled (RMD.MSPE = 1), start movement on these axes.

Stop movements on these axes using any of the following three methods.

- 1. By writing a CMSTP (0007h) command, STP terminal will output a one shot signal that is approx. 0.4 μ s.
- Input STP signal from outside to STP signal.
 Input STP signal after driving by open collector output (74LS06 or equivalent).
- 3. The axis that STP signal input is enabled (RMD.MSP0 = 1) outputs a one shot signal that is approximately 0.4 μ s when a stop caused by an error.

Even when STP terminals on LSIs are connected together, movement on each axis can still be stopped independently by using the stop command.

Without using STP terminals, stop command for broadcast communication can stop movements on axes simultaneously.

(Regarding broadcast communication commands, see "5.1.2.4 Broadcast communication".)

1) To stop multiple LSIs simultaneously, connect the terminals as follows.



2) To stop simultaneously using an external circuit, connect as follows.



As STP signal, input a one shot signal with a pulse width of al least 0.2 $\mu s.$

Input function of STP signal	<rmd.mspe></rmd.mspe>	[RMD]	(WRITE)
0: Disabled.		15	8
1: Enabled. (Stop immediately or decelerate and stop)		n ·	
Output of STP signal at error stop	<rmd.mspo></rmd.mspo>	[RMD]	(WRITE)
0: Disabled. (STP signal is not output automatically).		23	16
1: Enabled. (Output signal width 16 cycles of CLK signal is	s output automatically.)		n
Operation to be used when STP signal turns ON.	<renv1.stpm)></renv1.stpm)>	[RENV1]	(WRITE)
0: Stop immediately.		23	16
1: Decelerate and stop.			n
Input status of STP signal	<rsts.sstp></rsts.sstp>	[RSTS]	(READ)
0: OFF. (H level)		15	8
1: ON. (L level)		n ·	
Error interrupt status	<rest.essp></rest.essp>	[REST]	(READ)
1: When stopping by STP turning ON.		7	0
		- n ·	
Output of STP signal	<cmstp></cmstp>	[Command]	
Outputs a one shot pulse of pulse width 0.4 µs in length fr	om STP terminal.	0007h	1
Because output signal is input again, the own axis stops s	imultaneously.	00071	<u> </u>

8.9 Emergency stop

This LSI has EMG terminal as an input terminal of emergency stop (EMG) signal. While in operation, if EMG input turns ON or writing a CMEMG (0005h) command, a motor stops immediately. While EMG input remains ON, a motor cannot be operated. Logical input of EMG terminal cannot be changed.

When a motor stops because the EMG signal is turned ON, the LSI will generate an interrupt. By reading REST register, the cause of the error interruption can be checked.

The minimum pulse width of EMG signal is 4 μ s when input filter is enabled (RENV1.FLTR = 0). If input filter is disabled (RENV1.FLTR = 0), the minimum pulse width will be 0.1 μ s.

Input status of EMG signal can be checked by reading RSTS register.

Input status of EMG signal	<rsts.semg></rsts.semg>	[RSTS] (READ)
0: OFF.		15 7
1: ON.		n
Read the cause of an error interrupt	<rest.esem></rest.esem>	[REST] (READ)
1. Stopped when the EMG signal turns ON.		7 0
		n
Input filter function of EMG signal	<renv1.fltr></renv1.fltr>	[RENV1] (WRITE)
0: Enabled. Pulses shorter than 4 μ s will be ignored.		31 24
1: Disabled.		n -
Emergency stop command	<cmemg></cmemg>	[Command]
The operation is the same as when an EMG signal is input.		0005h

Note: In a normal stop operation, the final pulse width is normal. However, in an emergency stop operation, the final pulse width may not be normal. It can be a glitch. Motor drivers may not recognize the glitch pulse, and therefore only the G9103C's internal counter may count command pulses (deviation from command position control). Therefore, after an emergency stop, you must perform an origin return to match a command position with a mechanical position.

8.10 Counter

8.10.1 Counter type and input method

In addition to a positioning counter (RPLS), this LSI has three other counters. These counters offer the following functions.

- Control a command position by COUNTER 1.
- Control a mechanical position by COUNTER 2.
- Detect a stepper motor that is "out of step" using COUNTER 3.
- Output a synchronizing signal by COUNTER 3 and comparator 3.

RPLS register counts down every pulse output by reading an absolute value of target position (RMV) at the start even other than positioning operation. However, it does not count down until PCS signal turns ON while target position override 2 is executed (RMD.MPCS = 1).

Input to COUNTER 1 is exclusively for output pulses. However COUNTERS 2 to 3 can be selected as follows by setting RENV3 register.

	COUNTER 1	COUNTER 2 (RCUN2)	COUNTER 3		
	(RCUN1)		(RCUN3)		
Counter name	Command position	Mechanical position	General-purpose, deviation		
Counter type	Count forward and backward counter	Count forward and backward counter	Count forward and backward counter Deviation counter		
Number of bits	28	28	16		
Command pulse	0	0	0		
Encoder (EA, EB) signal input		0	0		
Pulse generator (PA and PB)		0	0		
signal input					
1/4096 division clock of 40 MHz			0		

O---Counted.

Space: Cannot be counted

Note: When using count to input pulsar signal, use an internal signal result after multiplying or dividing.

Input signal of COUNTER 2	<renv3.ci2></renv3.ci2>	[RENV3]	(WRITE)
00: EA and EB input 01: Output pulses		15	8
10: PA and PB input 11 : Prohibited setting			
			- - n n
Input signal of COUNTER 3	<renv3.cl3></renv3.cl3>	[RENV3]	(WRITE)
000: Command pulses		15	8
001: EA, EB signals			
010: PA and PB signals		<u> - - n </u>	n n - -
011: 1/4096 division clock of 40 MHz			
100: Count the deviation between command pulses and EA	A and EB signals		
101: Count the deviation between command pulses and PA	A and PB signals.		
110: Count the deviation between EA and EB input and PA	and PB signals.		
111: Prohibited setting.	-		

There are two input type to be selected to input EA and EB, PA and PB signals by setting RENV2 registers.

- Signal input method: Input 90 degree phase difference signals (1x, 2x, and 4x). Counter direction: Count forward when EA input phase is leading. Count backward when EB input phase is leading.
 Signal input method: Input count forward pulses or count backward pulses (Two-pulse input). Count direction: Count forward when EA signal is rising. Count backward
- when EB signal rising. The counter direction or EA/EB and PA/PB input signals can be reversed.

When the EA and EB signal, or the PA and PB signal change simultaneously, the LSI regards it as an error. This error can be found in the REST register.

Input filter function of EA, EB and EZ signals	<renv2.einf></renv2.einf>	[RENV2]	(WRITE)
0: Enabled. Signals shorter than 150 ns are ignored.		15	8
1: Disabled.			n -
Input type of EA and EB signal	<renv2.eim></renv2.eim>	[RENV2]	(WRITE)
00: 90 degree phase difference, 1x 10: 90 degree phase di	ifference, 4x	15	` 8 [´]
01: 90 degree phase difference, 2x 11: Count forward and	backward pulses		n n
(Iwo-pulse input)			
Function to reverse count direction of EA and EB signals	<renv2.edir></renv2.edir>	[RENV2]	(WRITE)
0: Disabled.		15	8
1: Enabled.			n - - -
Input function of EA and EB signals.	<renv2.eoff></renv2.eoff>	[RENV2]	(WRITE)
0: Enable EA and EB input		23	`
1: Disable EA and EB input. (EZ input is enabled.)			- - n -
Input filter function of PA and PB	<pre><ren\ 2="" pine=""></ren\></pre>		
1: Enabled. Signals shorter than 150 ns are ignored.		15	(000112)
0: Disabled.			
Insutting of DA and DD signals			
00: 90 degree phase difference 1x 10: 90 degree phase c	<reinv2.p1ivi></reinv2.p1ivi>	[KENV2] 15	(WKILE)
01: 90 degree phase difference, 2x 11: Count forward and	backward pulses		
(Two-pulse input)			
Function to reverse count direction of PA and PB signals.	<renv2.pdir></renv2.pdir>	[RENV2]	(WRITE)
U: Enabled.		23	16
T. Disabled.			n
Input function of PA and PB signals	<renv2.poff></renv2.poff>	[RENV2]	(WRITE)
0: Enabled.		23	16
1: Disabled.			- n
Error interrupt status	<rest.esee></rest.esee>	[REST]	(READ)
1: Occurrence of EA and EB signals input error.		15	8
		n -	
Error interrupt status	<rest.espe></rest.espe>	[REST]	(READ)
1: Occurrence of PA and PB signals input error.		15	8
		- n	- - - -

When input of EA and EB signal is normal (RENV2.EDIR=0), count timing is as follows. For details about PA and PB signals, see "6.3 Pulse generator (PA and PB) input mode."

1) When using 90 degree phase difference signals 1x input



2) When using 90 degree phase difference signals 2x input



3) When using 90 degree phase difference signals 4x input



4) When two pulses are input (count on the rising edge)



8.10.2 Counter clear

All counters can be cleared using any of the following four methods.

- 1) When CLR signal turns ON (set to RENV3 register).
- 2) When an origin return completes in origin return operation (set to RENV3 register).
- 3) When writing a command to clear counter.
- 4) Just after counter value is latched (Set to RENV4 register).

CLR input timing can be set in RENV1 register. As an event interrupt cause, an interrupt can be generated when inputting CLR signal.

	Function to clear	COUNTER 1 wh	en CLR signal turr	ns ON.	<renv3.cu1c></renv3.cu1c>	[RENV3]	(WRITE)
	0: Disabled.					23	16
	1: Enabled.					0 0) n
-	Function to clear	COUNTER 2 wh	en CLR signal turr	ns ON.	<renv3.cu2c></renv3.cu2c>	[RENV3]	(WRITE)
	0: Disabled.					23	16
	1: Enabled.					0 0) - n -
Ī	Function to clear	COUNTER 3 wh	en CLR signal turr	ns ON.	<renv3.cu3c></renv3.cu3c>	[RENV3]	(WRITE)
	0: Disabled.					23	16
	1: Enabled.					0 0) n
Ī	Function to clear	COUNTER 1 wh	en reaching origin	point in origir	return operation.	[RENV3]	(WRITE)
					<renv3.cu1r></renv3.cu1r>	23	16
	0: Disabled.					0 - - n 0) - - -
ŀ	Function to clear	COUNTER 2 wh	en reaching origin	noint in origin	return operation		
		COONTER 2 WI		point in origi	<renv3.cu2r></renv3.cu2r>	23	16
	0: Disabled.						
	1: Enabled.) - - -
	Function to clear	COUNTER 3 wh	en reaching origin	point in origir	return operation.	[RENV3]	(WRITE)
	0: Disabled				<renv3.cu3r></renv3.cu3r>	23	16
	1: Enabled.					0 n 0)
ľ	Function to clear	COUNTER 1 jus	t after counter 1 is	latched.	<renv4.cu1l></renv4.cu1l>	[RENV4]	(WRITE)
	0: Disabled.					31	24
	1: Enabled.					n -	
ŀ	Function to clear	COUNTER 2 ius	t after counter 2 is	latched.	<renv4.cu2l></renv4.cu2l>	[RENV4]	(WRITE)
	0: Disabled.	,				31	24
	1: Enabled.					n	<u> </u>
-	Function to clear	COUNTER 3 ius	at after counter 3 is	latched.	<renv4.cu3l></renv4.cu3l>	IRENV41	(WRITE)
	0: Disabled.					31	24
	1: Enabled.					- n	
	Input type of CL	2 signal			<pre> RENV1 CLR> </pre>		
	00: Clear on th	ne falling edge	01: Clear on the r	ising edge		23	(WIXITE) 16
	10: Clear on a	L level	11: Clear on a H I	evel			
		LK signal			<r515.sulr></r515.sulr>		(READ)
	1: ON						16
							- n -
	Event interrupt c	ause	d by typeing OLD		<rirq.ircl></rirq.ircl>	[RIRQ]	(WRITE)
	1: when count	er value is cleare	ea by turning CLR s	signai ON.			8
						<u> - - - -</u>	- - n

Event interrupt status	<rist.iscl></rist.iscl>	[RIST] (WRITE)
1: When counter value is cleared by turning CLR signal ON.		15 8
		n
COUNTER 1 clear command	< CUN1R>	[Command]
Clear COUNTER 1.		0020h
COUNTER 2 clear command	< CUN2R>	[Command]
Clear COUNTER 2.		0021h
COUNTER 3 clear command	< CUN3R>	[Comm <u>and]</u>
Clear COUNTER 3.		0022h

Note: When count timing and clear timing match, the counter will be set to 0.

8.10.3 Latch counter and count condition

All counters can latch their counts using any of the following five methods. The setting is made in RENV4 register. The latched values can be read from RLTC1 ~RLTC3 registers.

- 1) When LTC signal turns ON.
- 2) When ORG signal turns ON.

3) When a condition for Comparator 2 is satisfied.

4) When a condition for Comparator 3 is satisfied.

5) When writing a command.

The current speed can also be latched instead of COUNTER 3. Latch of (above Items 1) ~ 4)) can also be stopped by hardware timing.

LTC signal timing can be set by RENV1 register. An interrupt can be generated as the cause of an even interrupt when a counter value is latched by LTC signal or ORG signal turning ON.

Latch timing of COUNTER 1 ~ COUNTER 3	<renv4.ltm></renv4.ltm>	[RENV4]	(WRITE)
00: When LTC signal turns ON.		31	24
01: When ORG signal turns ON.			
10: When a condition for Comparator 2 is satisfied.			·
11: When a condition for Comparator 3 is satisfied			
COUNTER 3 latch data	<renv4.ltfd></renv4.ltfd>	[RENV4]	(WRITE)
0: Latch RCUN3 register (COUNTER 3).		31	24
1: Latch RSPD.AS bit (current speed).			
			· n - -
Latch function by turning LTC signal or ORG signal ON and a cr	omparison condition	[RENV]	(WRITE)
is met.	<renv4.ltof></renv4.ltof>	31	24
0: Enabled.			
1: Disabled.			1 - - -
Input type of LTC signal.	<renv1.ltcl></renv1.ltcl>	[RENV1]	(WRITE)
0: Falling edge.		23	16
1: Rising edge.			· - - -
Event interrupt cause (LTC signal)	<rirq.irlt></rirq.irlt>	[RIRQ]	(WRITE)
1: When LTC signal turns ON.		15	` Â
		<u> - - - -</u>	· - n -
Event interrupt cause (ORG signal)	<rir><ri>RIRQ.IROL></ri></rir>	[RIRQ]	(WRITE)
1: When ORG signal turns ON.		15	8
			· - n -
Event interrupt status (LTC signal)	<rist.islt></rist.islt>	IRISTI	(WRITE)
1: When LTC signal turns ON.		15	(•••••=, 8
		<u> - - - - - </u>	· n
Event interrupt status (ORG signal)	<rist.isol></rist.isol>	[RIST]	(WRITE)
1: When ORG signal turns ON.		15	8
			- n
Input status of LTC signal	<rsts sltc=""></rsts>		(READ)
0. OFF	SILUTO DELLO P		16
1. ON		23	01
		<u> - - - - -</u>	· n
Counter latch command	<ltch></ltch>	[Command]	
Latch the contents of COUNTER 1 ~ COUNTER 3.		00204	1
		00291	<u> </u>

8.10.4 Stop the counter

COUNTER 1, COUNTER 2, and COUNTER 3 stop when RENV3 register can be set to stop.

COUNTER 1 stops while in timer mode operation.

By setting RENV3 register, you can stop counting pulses while performing a backlash correction.

COUNTER 3 can be set to count only during operation (BSY = L level) using RENV3 register. By specifying 1/4096 of 40 MHz signal, a time from a start can be controlled.

Counting operation for COUNTER 1	<renv3.cu1h></renv3.cu1h>	[RENV3]	(WRITE)
0: Enabled.		31	24
1: Disabled.		n -	
Counting operation for COUNTER 2	<renv3.cu2h></renv3.cu2h>	[RENV3]	(WRITE)
0: Enabled.		31	24
1: Disabled.		n	
Counting operation for COUNTER 3	<renv3.cu3h></renv3.cu3h>	[RENV3]	(WRITE)
0: Enabled.		31	24
1: Disabled.		- n	
Counting operation for COUNTER 1 during backlash correction	<renv3.cu1b></renv3.cu1b>	[RENV4]	(WRITE)
0: Disabled.		31	24
1: Enabled.			n
Counting operation for COUNTER 2 during backlash correction	<renv3.cu2b></renv3.cu2b>	[RENV4]	(WRITE)
0: Disabled.		31	24
1: Enabled.			- n -
Counting operation for COUNTER 3 during backlash correction	<renv3.cu3b></renv3.cu3b>	[RENV4]	(WRITE)
0: Disabled.		31	24
1: Enabled.			n
Counting conditions for COUNTER 3 only during operation (BS)	(= L level)	[RENV3]	(WRITE)
	<renv3.bsyc></renv3.bsyc>	15	8
0: Disabled.			
1: Enabled.			

8.11 Comparator

8.11.1 Comparator types and functions

This LSI has 3 circuits of 28-bit comparators. It compares the values set in RCMP1 ~ RCMP3 registers with counter values.

COUNTER 1 ~ COUNTER 3, RPLS register or RCIC register can be selected as comparison counters. There are many comparison methods and 3 processing methods that can be used when a condition is met. Specify the comparator conditions in RENV4 registers. By using these comparators, you can perform the following.

- Generate an interrupt and output a comparison result externally.
- Operation stops immediately or decelerates and stops.

- Same operation is executed as writing PRESHF (002B) command (used for changing speed in operating.)

- Software limit function using Comparators 1 and 2.
- Ring count function using COUNTER 1 and Comparator 1.
- Ring count function using COUNTER 2 and Comparator 2.
- Detect out of step stepper motors using COUNTER 3 and a comparator.
- Output a synchronizing signal (IDX) using COUNTER 3 and a Comparator 3.

Comparison counter	(Comparator 1		Comparator 1 Comparator 2			Comparator 3		
		RENV4.C1C		RENV4.C2C		RENV5.C3C2	RENV4.C3C		
COUNTER 1	0	00	0	00	0	*	"00"		
COUNTER 2	0	01	0	01	0	*	"01"		
COUNTER 3	0	10	0	10	0	*	"10"		
Remaining pulse counter (RPLS) in other than interpolation mode Remaining pulse counter (RCIC) in interpolation mode.	-	-	-	-	0	1	11		
Special purpose		+SL	-SL Out-of-step detection,		ion,				

[Comparison data] Each comparator can select comparison counter in the following table.

- O: Comparable. * No setting value required.

- +SL, -SL are used for software limits.

- If COUNTER 3 that was specified as deviation counter is selected as comparison counter, the LSI will compare between the absolute value and comparator data. (Absolute value range: 0 ~ 32,768)
- If remaining pulse counter is selected, PRLS register or RCIC register is selected automatically according to operation mode.
- Choose the comparison data by RENV4.C1C bit, RENV4.C2C bit, and RENV4.C3C bit and RENV5.C3C2 bit.

[Comparison conditions] Each comparator can be assigned a comparison conditions from the table below.

Comparison conditions		Comparator 1			Comparator 2			Comparator 3		
Companson conditions		RENV4.C1S	RENV4.C1RM		REBV4.C2S	RENV4.C2RM		RENV4.C3S		
Comparator = Comparison counter (regardless of count direction)	0	001	0	0	001	0	0	0001		
Comparator = Comparison counter (Count forward only)	0	010	0	0	010	0	0	0010		
Comparator = Comparison counter (count backward only)	0	011	0	0	011	0	0	0011		
Comparator > Comparison counter	0	100	0	0	100	0	0	0100		
Comparator < Comparison counter	0	101	0	0	101	0	0	0101		
Use as software limits	0	110	0	0	110	0	-	-		
IDX (synchronizing signal) output (regardless of counting direction)	-	-	-	•	-	-	0	1000		
IDX (synchronizing signal) output (count forward only)	-	-	-	-	-	-	0	1001		
IDX (synchronizing signal) output (count backward only)	-	-	-	-	-	-	0	1010		
Making Counter 1 as a ring counter	0	000	1	1	-	-	-	-		
Making Counter 2 as a ring counter	-	-	-	0	000	1	-	-		

- O: Comparable. Blank: Comparison is impossible.

- Comparator 3 has a prohibited setting (RENV4.C3S = 0111b). Other selection does not satisfy comparison conditions.

- If Comparator 3 is set to IDX (synchronizing) signal output (RENV4.C3S = 1000b, 1001b and 1010b), select COUNTER 3 for use as a comparison counter. Other counters cannot be used for this function. Enter a positive value for the comparator setting.

- When using a comparator function as a software limit, Comparator 1 will be a positive limit value and the comparison condition is "Comparator < Comparison counter." Comparator 2 will be the negative limit and the comparison method is "Comparator > Comparison counter." Select COUNTER 1 as the comparison counter.
- RENV4.C1S bit, RENV4.C2S bit and RENV4.C3S bits are used to select operation.

Note. Remaining pulse counter (RCIC) in circular interpolation mode regards all values that are more than 134.217.727, as 134.217.727 and compares it with comparator 3 internally. Therefore, when you set the maximum value (134.217.727) to RCMP register and select comparator and comparator counter as a comparison condition, please note that this condition is always true in the case that RCIC register is more than 134.217.727.

[Processing method when comparator conditions are satisfied] The processing method that is used when the conditions are satisfied can be selected from the table below.

Brossesing method when the conditions are met	Comparator 1	Comparator 2	Comparator 3
Processing method when the conditions are met	RENV4.C1D	RENV4.C2D	RENV4.C3D
No operation	00	00	00
Immediate stop operation	01	01	01
Deceleration stop operation	10	10	10
Same operation as writing PRESHF(002B) command	11	11	11

- RENV4.C1D bit, RENV4.C2D bit and RENV4.C3Dbit are used to select operation.

Event interrupt cause (Comparator 1)	<rirq.irc1></rirq.irc1>	[RIRQ]	(WRITE)
1: When a Comparator 1 condition is satisfied.		7	0
		n -	
Event interrupt cause (Comparator 2)	<rirq.irc2></rirq.irc2>	[RIRQ]	(WRITE)
1: When a Comparator 2 condition is satisfied.		7	()
·			
		<u> - n - -</u>	
Event interrupt cause (Comparator 3)	<rirq.irc3></rirq.irc3>	[RIRQ]	(WRITE)
1: when a Comparator 3 condition is satisfied.		7	0
		n	
Event interrupt cause (Comparator 1)	<rist.isc1></rist.isc1>	[RIST]	(READ)
1: When a Comparator 1 condition is satisfied.		7	0
		n -	
Event interrupt cause (Comparator) 2	<rist.isc2></rist.isc2>	[RIST]	(READ)
1: When a Comparator 2 condition is satisfied.		7	0
		- n	
Event interrupt cause (Comparator 3)	<rist.isc3></rist.isc3>	IRIST1	(READ)
1: When a Comparator 3 condition is satisfied.		7) O
Event Interrupt cause (Comparator 1)	<r\$15.50p1></r\$15.50p1>		(READ)
1. When a Comparator 1 condition is satisfied.		/	0
		r	n - - - - -
Event interrupt cause (Comparator 2)	<rsts.scp2></rsts.scp2>	[RSTS]	(READ)
1: When a Comparator 2 condition is satisfied.		7	0
		n -	
Event interrupt cause (Comparator 3)	<rsts.scp3></rsts.scp3>	[RSTS]	(READ)
1: When a Comparator 3 condition is satisfied.		7	0
		- n	
Event interrupt cause (Comparator 1)	<rest.esc1></rest.esc1>	[REST]	(READ)
1: When a Comparator 1 condition is satisfied.		7	0
Event interrupt course (Componenter 2)			
Event Interrupt cause (Comparator 2)	<rest.esc2></rest.esc2>		(READ)
1. When a Comparator 2 condition is satisfied.		1	0
		- - - -	n -
Event interrupt cause (Comparator 3)	<rest.esc3></rest.esc3>	[REST]	(READ)
1: When a Comparator 3 condition is satisfied.		7	0
			- n

[Change speed using comparator]

If RENV4.Cnd bit is set to 11b, the same processing will be mode as writing a PRESHE (002B) command when a condition is satisfied. For example, any the data that a register value running currently and PRFH register value is different is set to the pre-register, FH speed can be changed when a condition is satisfied.

When changing register with computer, next operation data cannot be set because pre-register is used.

8.11.2 Software limit (SL) function

A software limit function can be set up using comparators 1 and comparator 2.

Select COUNTER 1 as a comparison counter for comparators 1 and comparator 2.

Use Comparator 1 as a (+) direction limit and Comparator 2 as a (-) direction limit to stop the motor based on the results of the comparator and the operation direction.

When the software limit function is used, the following process can be executed.

1) Stop pulse output immediately

2) Decelerate and then stop pulse output

While using the software limit function, if a deceleration stop is selected as the process to be used when a comparator condition is met (RENV4.C1D, C2D), when movement on the axis reaches the software limit while in a high speed start, the motor decelerates and stops. When some other process is specified for use when a condition is met, or while in a constant speed start, the motor stops immediately.

If a software limit is ON while writing a start command, the motor does not start to move in the direction in which the software limit is ON. However, it can start in the opposite direction.

RENV4 = 00003838h: Comparator 1 is used as a (+) direction software limit. Comparator 2 is used as a (-) direction software limit. Set to stop immediately for both limit when the software limit is reached.

RCMP1 = 100,000:Positive direction limit valueRCMP2 = -100,000:Negative direction limit value





Operation from (-) direction limit position.

Operation from (+) direction limit position.

Comparison condition for Comparator 1	<renv4.c1s></renv4.c1s>	[RENV4]	(WRITE)
110: Use as a positive direction software limit (RCMP1< COUN	ITER 1)	7	0
*This function does not use other than the above setting.			
, , , , , , , , , , , , , , , , , , ,		- - - n n	n
Process to use when a comparator 1 condition is met.	<renv4.c1d></renv4.c1d>	[RENV4]	(WRITE)
01: Stop immediately.		7	0
10: Decelerate and stop			
*This function does not use other than the above setting.		- n n - -	
Comparison condition for Comparator 2	<renv4.c2s></renv4.c2s>	[RENV4]	(WRITE)
110: Use as a negative direction software limit. (RCMP2 > COU	JNTER 1)	15	8
*This function does not use other than the above setting.		n n	ı n
Process to use when Comparator 2 conditions is met.	<renv4.c2d></renv4.c2d>	[RENV4]	(WRITE)
01: Stop immediately		15	8
10: Decelerate and stop			
*This function does not use other than the above setting.		<u> - n n - -</u>	- - -

8.11.3 Out of step detection function for stepper motors

If the deviation counter value controlled by command pulses and the feedback pulses from the encoder on a stepper motor exceeds the maximum deviation value, the LSI will declare that the stepper motor is out of step. The LSI monitors stepper motor operation using COUNTER 3 and a comparator.

The process which takes place after an out of step condition is detected can be selected from the processing when comparator conditions are satisfied (RENV4.C1D, C2D, C3D).

For this function, use an encoder with the same resolution as the stepper motor.

COUNTER 3 can be cleared by writing CUN3R (0022h) command to the deviation counter.

Feedback signal that input to EA and EB terminals can be selected from 90 degree phase difference signals (1x, 2x, 4x) and Two-pulse input (a count forward pulse and a count backward pulse).

When both EA and EB signals change at the same time, the LSI generates an interrupt regarding as an error.

[Setting example]	
RENV3 = 00001000h:	Set COUNTER 3 as deviation counter with EA and EB signals.
RENV4 = 00560000h:	Satisfy a condition of Comparator 3 < COUNTER 3
	Stop immediately when a condition is met.
RCMP3 = 32:	The maximum deviation value is "32" pulses.
RIRQ = 00000080h:	Generate an interrupt when a comparator 3 condition is met.

Input signal of COUNTER 3	<renv3.cl3></renv3.cl3>	[RENV3]	(WRITE)
100: Count deviation using output pulses and EA and EB input	t	15	8
*This function does not use other than the above setting.			n
Input type of EA and EB signals	<pre> PENI/2 EIM> </pre>		
00: 90 degree phase difference 1x			
01: 90 degree phase difference. 2x		15	0
10: 90 degree phase difference. 4x			n n -
11: Count forward pulse and count backward pulse (Two-pulse	e input)		
Function to reverse count direction of EA and EB signals	<renv2.edir></renv2.edir>	[RENV2]	(WRITE)
0: Enabled.		15	8
1: Disabled.		n	
Error interrupt status	<rest.esee></rest.esee>	[REST]	(READ)
1: When EA and EB signals change simultaneously. (Does not	stop)	15	8
		n	
Input filter function of EA, EB and EA signals.	<renv2.einf></renv2.einf>	[RENV2]	(WRITE)
0: Enabled. Pulse shorter than 150 ns will be ignored.		15	8
1: Disabled.			n
Function to input EA and EB signals.	<renv2.eoff></renv2.eoff>	[RENV2]	(WRITE)
0: Enabled		23	16
1: Disabled (EA signal input is enabled.)			- n -
COUNTER 3 clear	<cun3r></cun3r>	[Command]	
Clear COUNTER 3.		0022	h

8.11.4 IDX (synchronizing) signal output function

Using Comparator 3 (RCMP3) and COUNTER 3 (RCUN3), the LSI can output IDX (synchronizing) signals to CP3 terminal at specified intervals.

If IDX (index) operation that output IDX (synchronizing) signal from CP3 terminal is used, select counter 3 as comparison counter (RENV3.C3C=10b) and IDX (synchronizing) signal output as a comparison condition (RENV4.C3S=1000b, 1001b, 1010b).

The counter range of COUNTER 3 will be 0 ~ the value set in RCMP3 register (MAX: 32,767). If counter value of COUNTER 3 counts forward from the value set in RCMP3 and if it counts backward from 0, the next counter value will be the value set in RCMP3.

The input for COUNTER 3 can be select by RENV3.CI3 bit.

Set COUNTER 3	<renv3.cl3></renv3.cl3>	[RENV3]	(WRITE)
000: Command pulse		15	8
001: EA and EB signals			
010: PA and PB signals		<u> - - r</u>	<u>ı n n</u>
011: 1/4096 division pulse of 40 MHz			
*This function does not use other than the above setting.			
Comparison counter of Comparator 3	< RENV4.C3C>	[RENV4]	(WRITE)
10: COUNTER 3		23	16
*This function does not use other than the above setting.			
Comparison condition of Comparator 3	<renv4.c3s></renv4.c3s>	[RENV4]	(WRITE)
1000: Use as an IDX (synchronizing) signal output (regardle	ss of count direction)	23	16
1001: Use as an IDX (synchronizing) signal output (while co			
1010: Use as an IDX (synchronizing) signal output (while co	<u> - - n r</u>	n n n - -	
*This function does not use other than the above setting.			

[Example of setting]

RENV3 = 0000000h : Input command pulses to COUNTER 3.

RENV4 = 00220000h : Select COUNTER 3 as a comparison counter and regardless of count direction as count direction for IDX (synchronizing) signal output.

RCMP3 = 4 : Count range is 4.



8.11.5 Ring counter function

Ring counter is a count forward or backward counter to repeat from "0 ~ (setting value)". When a count value is "the setting value" and it counts forward, it will be 0. When the count value is 0 and it counts backward, it will be the setting value. Mainly it can be used to control a current angle of a rotation table.

Using comparator 1 (RCMP1), COUNTER 1 (RCUN1) can be made as a ring counter, and using comparator 2(RCMP2), Counter 2 (RCUN2) can be made as a ring counter.

When making COUNTER 1 a ring counter, select RENV4.C1C = 00b, RENV4.C1S = 000b, RENV4.C1RM = 1 and set a "setting value" in RCMP1 register. (positive only)

When making COUNTER 2 a ring counter, select RENV4.C2C = 00b, RENV4.C2S = 000b, RENV4.C2RM = 1 and set a "setting value" in RCMP2 register. (positive only)

The counter value used for a ring counter should be within the range from $0 \sim$ "setting value". If the counter value is out of the range, use the counter after writing a counter value within the range to RCUN1 register or RCUN2 register.

Even if a setting value for RMV register in the positioning mode is out of the above range, a motor operates. For example, when a rotation table of the 3600 pulses per rotation is operated with setting RCMP1 = 3599 and RMV = 7200, the table rotates two times and the counter 1 after stopping will be the same value before starting.

Count specification of COUNTER 1	<renv4.c1rm></renv4.c1rm>	[RENV4]	(WRITE)
1: Ring count operation.		7	0
*This function does not use other than the above setting.		n	
Comparison counter for Comparator 1	<renv4.c1c></renv4.c1c>	[RENV4]	(WRITE)
00: COUNTER 1.		7	0
*This function does not use other than the above setting.			- 0 0
Comparison conditions for comparator 1	<renv4.c1s></renv4.c1s>	[RENV4]	(WRITE)
00: Comparison conditions are not satisfied at any time.		7	` (
*This function does not use other than the above setting.			
		<u></u>	<u> </u>
Processing when comparison a condition of Comparator 1 is n	iot met.	[RENV4]	(WRITE)
	<renv4.c1d></renv4.c1d>	7	0
No processing.		- n n	
* This function does not use other than the above setting.			
Count specification of COUNTER 2	<renv4.c2rm></renv4.c2rm>	[RENV4]	(WRITE)
1: Ring count operation		15	8
[^] I his function dos not use other than the above setting.		n	
Comparison counter for Comparator 2	<renv4.c2c></renv4.c2c>	[RENV4]	(WRITE)
00: COUNTER 2.		15	8
*This function does not use other than the above setting.			- n n
Comparison conditions for comparator 2.	<renv4.c2s></renv4.c2s>	[RENV4]	(WRITE)
000: A comparison condition is not met at any time.		15	`я́
*This function does not use other than the above setting.			
		<u> - - - n n</u>	n
Processing when comparison a condition of Comparator 2 is n	iot met.	[RENV4]	(WRITE)
	<renv4.c2d></renv4.c2d>	15	8
No processing.			
[^] This function does not use other than the above setting.			

8.12 Backlash correction

This LSI has a backlash correction functions. This function outputs the number of command pulses that are specified for backlash correction amount (RENV5.BR) in correction speed (RFA) just before start

The backlash correction is performed just before start each time the direction of operation changes. Number of pulses of backlash correction amount and selection to enable or disable backlash correction are specified in RENV5 register.

Counters (COUNTER 1 ~ COUNTER 3) can be operated and checked using RENV3 register even during backlash correction.

Dealdach correction amount			
Backlash correction amount	<reinv3.br></reinv3.br>	[REINV5]	(VVRITE)
		15	8
Set backlash correction amount			- n n n n
[Setting range : 0 ~ 4,095]		7	0
		nnn	nnnn
Backlash correction function	<renv5.adj></renv5.adj>	[RENV5]	(WRITE)
0: Disabled.		15	8
1: Enabled.			
			n
Count function of COUNTER 1 during backlash correction	<renv3.cu1></renv3.cu1>	[RENV3]	(WRITE)
0: Disabled.		31	24
1: Enabled.			
			- - - - N
Count function of COUNTER 2 during backlash correction	<renv3.cu1></renv3.cu1>	[RENV3]	(WRITE)
0: Disabled.		31	24
1: Enabled.			
Count function of COUNTER 3 during backlash correction	<renv3.cu1></renv3.cu1>	[RENV3]	(WRITE)
0: Disabled.		31	24
1: Enabled.			
			- - N - -

8.13 Vibration restriction function

This LSI has a function to restrict vibration occurs when a stepping motor is stopping by adding one pulse of reverse operation and one pulse of forward operation shortly after completing a command operation. Specify output timing for additional pulses in RENV6 register.

When both reverse timing (RT) and forward timing (FT) are not 0, vibration restriction function is enabled. The dotted lines below are pulses added by vibration restriction function. (An example in (+) direction)



Reverse operation timing	<renv6.rt></renv6.rt>	[RENV6]	(WRITE)
Reverse time (RT) range: 0 ~ 65,535		15	8
Setting unit: 1.6 µs.		n n n n	n n n n
Settable range: 0 ~ approx. 0.1 s.		7	0
		n n n n	n n n n
Forward operation timing	<renv6.ft></renv6.ft>	[RENV6]	(WRITE)
Forward time (FT) range : 0 ~ 65,535		31	24
Setting unit: 1.6 µs.		n n n n	n n n n
Settable range: 0 ~ approx. 0.1 s.		23	16
		n n n n	n n n n

Note 1: The optimum values for reverse time (RT) and forward time (FT) varies according to each piece of machinery and load. Therefore, obtain these values by experiments.

Note 2: When vibration restriction function is enabled, the timing to complete operation will be "when pulse width is complete" even if selecting "when pulse cycle is complete" (RMD.METM = 0).

8.14 Excitation sequence for stepper motors

This LSI can generate excitation sequences of unipolar and bipolar driving for 2-phase stepper motors in 2-phase or 1-2 phase excitation method.

Use BSY/PH1, FUP/PH2, FDW/PH3, and MVC / PH4 terminals to output these signal sequences. To switch output signals, set RMD.MPH bit. (Rotation can be reversed by RENV1.MREV = 1).

When output of BSY/PH1, FUP/PH2, FDW/PH3, MVC/OH4 terminals are set to PH1 ~ PH4 signals, output can be masked using RMD.MMPH bit.

Output level of PH1 ~ PH4 when masked can be selected from "LLLL" or "LLHH" using RMD.MBIM bit. To switch between unipolar and bipolar signals, set RMD.MUB bit. To switch between 2-phase and 1-2 phase excitations, set RMD.MFH bit.

While the LSI is producing an excitation signal for a single phase in 1-2 phase excitation (steps 1, 3, 5, and 7 in Excitation sequence for unipolar driving method table below), if you switch to 2 phase excitation, the LSI will change to 2-phase excitation status starting with a next output pulse.

By reading RSTS register, you can check excitation sequence status.

[Excitation sequence for Unipolar driving method]

2-phase excitation method						
STEP	0	1	2	З	0	
PH1	Н	Η	Ц	∟	Н	
PH2	L	Η	H	∟	L	
PH3	L	L	Н	Н	L	
PH4	Н	L	L	Н	Н	
$(-) \leftarrow \text{Operation direction} \rightarrow (+)$						

1-2 phase excitation method									
STEP	0	1	2	3	4	5	6	7	0
PH1	Н	Η	Η	Ц	L	Ц	L	L	Н
PH2	L	L	Η	H	Η	Ц	L	L	L
PH3	L	Г	L	L	Н	Н	Η	Г	L
PH4	Η	L	L	L	L	L	Н	Н	Н
$(-) \leftarrow \text{Operation direction} \rightarrow (+)$									

[Excitation sequence for Bipolar driving method]

2-phase excitation method							
STEP	0	1	2	3	0		
PH1	Н	Н	L	L	Н		
PH2	L	Н	Н	L	L		
PH3	L	L	Ц	∟	L		
PH4	L	L	L	L	L		
$(-) \leftarrow \text{Operation direction} \rightarrow (+)$							

1-2 phase excitation method									
STEP	0	1	2	3	4	5	6	7	0
PH1	Н	Н	Н	Н	L	L	Γ	L	Н
PH2	L	L	Н	Н	Н	Н	L	L	L
PH3	L	L	L	Н	L	L	L	Н	L
PH4	L	Н	L	L	L	Η	Г	Г	Г
$(-) \leftarrow \text{Operation direction} \rightarrow (+)$									

[The change timing of excitation sequence]



Output signals of BSY/PH1, FUP/PH2, FDW/PH3, MVC/PH4 te	rminals	[RMD]	(WRITE)
	<rmd.mph></rmd.mph>	23	16
0: Output BSY, FUP, FDW, and MVC signals.			
1: Output PH1, PH2, PH3, and PH4 signals.			
Function to mask output of PH1, PH2, PH3, and PH4 signals	<rmd.mmph></rmd.mmph>	[RMD]	(WRITE)
0: Enabled. Output level specified in RMD.MBIM bit.		23	16
1: Disabled. Output PH1, PH2, PH3, and PH4 signals.		n	
Output masked status of PH1, PH2, PH3, and PH4 signals		[RMD]	(WRITE)
	<rmd.mbim></rmd.mbim>	31	24
0: Output "LLLL" level.			
1: Output "LLHH" level.			- n -
Driving method using PH1, PH2, PH3, and PH4 signals		[RMD]	(WRITE)
	<rmd.mub></rmd.mub>	23	16
0: Excitation sequence for 2-phase unipolar			
1: Excitation sequence for 2-phase bipolar			
Excitation method using PH1, PH2, PH3, and PH4 signals		IRMDJ	(WRITE)
0: 2 phase excitation method	<rivid.ivifh></rivid.ivifh>	23	16
1: 1-2 phase excitation method		n	
1. 1-2 phase excitation method			
	<k313.3fh12< td=""><td></td><td>(READ)</td></k313.3fh12<>		(READ)
		31	24
			n
Output status of PH2 signal.	<rsts.sph2></rsts.sph2>	[RSTS]	(READ)
0: OFF. (L level)		31	24
1: ON. (H level)			- n -
Output status of PH3 signal.	<rsts.sph3></rsts.sph3>	[RSTS]	(READ)
0: OFF. (L level)		31	24
1: ON. (H level)		- - - - -	- n
Output status of PH4 signal.	<rsts.sph4></rsts.sph4>	IRSTS1	(READ)
0: OFF. (L level)		31	24
1: ON. (H level)			
		<u> - - - - r</u>	n - - -

8.15 General-purpose I/O terminals (P0 ~ P7)

Although general purpose I/O terminals (P0 ~ P7) are set as input terminals by default, by setting RENV2.PnM bit (n = 0~7), they can be set individually for input or output every bit. The internal arrangement of these terminals is roughly as shown below. Even when they are used as input terminals, they can be set to act as a latched output circuit. If they are changed to function as output terminals, the LSI will output a latched status.



(The default status of latched output in the above figure is L level.)

When they are set for use as output terminals, the status is changed by writing data to Port 3 of the I/O port. The terminals whose corresponding bits are set to "1" will go H level by the data written into Port 3.

The terminal status can be checked by reading Port 2.

The status data can be masked when is set as output terminals using RMD.MIOR bit.

The center LSI can use Port 2 for input change interrupt.

When reading of general-purpose output terminals is enabled (RMD.MIOR = 0), an input change interrupt occurs when output terminal changes.

When reading of general-purpose output terminals is disabled (RMD.MIOR = 1), an input change interrupt does not occur when output terminal changes (because port 2 does not change).

Function of general purpose I/O terminals	< RENV2.P7M ~ P0M>	[RENV2]	(WRITE)
0: General purpose input		7	0
1: General purpose output			nnnn
Monitor function for the output setting bits in general-purpose I/O terminals.		[RMD]	(WRITE)
	<rmd.mior></rmd.mior>	31	24
0: Enabled.			
1: Disabled. Regardless of the setting of the output terminal, the bits			- - n
corresponding to Port 2 will be "0."			
Set the general-purpose I/O terminal data to be output	<i o="" port3.iopob=""></i>	[PORT3]	(WRITE)
0: L level (when specified as output port)		7	0
1: H level (when specified as output port)			
			n n n
Set the general-purpose I/O terminal data to be output	<i o="" port3.iopib=""></i>	[PORT2]	(WRITE)
0: L level		7	0
1: H level			
			n n n n
8.16 Interrupt output

This LSI can output an interrupt request signal from the center LSI. There are 22 types of errors, 17 types of events, and interrupt requests by the change from operating to stop. Each error interrupt cause will always generates an interrupt request without conditions, and each event cause can be selected in RIRQ register. Operating stop interrupt will generates an interrupt without conditions; however, interrupt request signal (MSTS.SINT) can be masked.

If any of interrupt by error occur, MSTS.SERR = 1.

If any of interrupts by event occur, MSTS.SEVT = 1.

If a stop interrupt occurs, MSTS.SEND = 1.

Normally, when any of MSTS.SERR, SEVT, SEND bit is 1, interrupt request occurs and MSTS.SINT = 1.

[Cautions]

When MSTS.SINT bit of G9103C turns from 0 to 1, an interrupt request signal can be output from the center LSI. However, several interrupt causes of MSTS.SERR, SEVT, and SEND bit occur with time lag, MSTS.SINT may keep 1 without change and an interrupt request signal is not output from the center LSI. Therefore, when either MSTS.SERR, SENT or SEND is reset, 0 is returned to the center LSI instead of MSTS.SINT bit value for up to one cycle of cyclic communication cycle and that causes a change from 0 to 1 at the next cyclic communication.

Because of that, when several interrupt requests occur almost simultaneously, interrupt request signals on the G9001A side may occur several times with time lag of up to one cycle of cyclic communication.

[Interrupt sequence]

G9103C's main status (MSTS) is sent (revised) to the address that corresponds to G9103C that is in port data area of the center LSI, as input data for port 0 and 1 in G9103C in I/O communication

On the center LSI, by an input change interrupt setting, set so as to generate an interrupt at the time to change port 0. Because of that, when bit 0 (SINT) of the port 0 changes 0 to 1, G9103C can issue an interrupt to CPU.

If you set a port 0 change interrupt on a local LSI for data control that includes G9103C, it output an interrupt request signal and only when bit 0 of port 0 changes from 0 to 1 and it will ignore the change of bit $1 \sim 7$.

[Error interrupt]

You can confirm about error interrupt cause by REST register. If any bit of REST register is 1, MSTS.SERR = 1.

To reset REST register, there are two the following ways.

- 1. When function to reset interrupt cause automatically is enabled (RENV4.ISMR = 0), all bits are cleared by reading REST register.
- 2. Regardless of a function to reset interrupt automatically (RENV4.ISMR), when you write a data that you make bit you want to clear 1 to REST register, the specified bit is cleared.

When a function to reset interrupt automatically is enabled (RENV4.ISMR = 0), if communication error occur at the communication for reading REST register, data with all bit 0 is transferred because the register is read again by retry. Therefore, we recommend that you set a function to reset interrupt automatically is disabled (RENV4.ISMR = 1) and use the above 2 method to clear.

[Event interrupt]

Event interrupt is enabled by a cause specified in RIRQ register. You can confirm an event interrupt cause, and the corresponding bit goes 1.

When any bit of RIST register is 1, MSTS.SEVT = 1.

To reset the RIST register, there are two the following ways.

- 1. When function to reset interrupt cause automatically is enabled (RENV4.ISMR = 0), all bits are reset by reading RIST register.
- 2. Regardless of the setting to reset interrupt causes, if you write a data that you make bit to clear 1 to RIST register, the specified bit is reset.

When function to reset interrupt cause automatically is disabled (RENV4.ISMR = 1), if communication error occur at the communication for reading RIST register, data with all bits 0 is transferred because the register is read again by retry. Therefore, we recommend that you set a function to reset an interrupt cause

automatically is disabled (RENV4.ISMR = 1) and use the above 2 to reset.

[Operation stop interrupt]

An operation stop interrupt (MSTS.SEND) is a simple interrupt function that produces an interrupt without discriminating between normal stop and error stop.

For a normal stop interrupt to be issued, the check process to read RIST register is necessary as described in the event interrupt cause section. If your system needs to provide an operation stop interrupt only when a stop occurs, use operation stop interrupt function.

The operation stop interrupt is reset by writing INTRS (0008h) command.

By setting RENV1.SEDM bit, you can choose not to reflect occurrence of MSTS.SEND bit operation stop interrupt to MSTS.SIND bit or to reset MSTS. SEND bit when writing a start command by setting RENV1.SEDR bit.

If a function to reset operation stop interrupt automatically is enabled (RENV1.SEDR = 1), you do not have to write INTRS (0008h) command before writing a start command. However, If you write a start command at the timing when operation stop interrupt turns ON (MSTS.SEND = 1), operation stop interrupt may turn OFF (MSTS.SEND = 0) before interrupt request signal is checked. Please note that if you use pre-registers in operation.

When a function to generate operation stop interrupt while pre-registers for operation is fixed is disabled (RMD.MENI = 1) and you set data for next operation, operation stop interrupt does not turn ON (MSTS.SEND = 1) even if the current operation completes.

[Interrupt control on the center LSI]

As you can see, only one G9103C have 40 (max) types of interrupt causes. The more axes there are, the more interrupt causes the whole system has.

Additionally, in interrupt cause of the center LSI, there are other interrupt causes as follows, in addition to Input change interrupt that is shown in the section [input sequence].

- 1. When DATA transmission FIFO is available for writing. (CEND)
- 2. When receiving a break frame. (BRKF)
- 3. When I/O communication errors occur. (EIOE)
- 4. When an error occur in data communication or system communication. (EDTE)
- 5. When a local side has an error to receive data. (ERAE)
- 6. When an error occur in accessing to CPU. (CAER)

While an interrupt is handled, other interrupt may occur. Therefore, to create a program to handle interrupts, you should pay attention to such case.

If you do not need high response, please consider a way that does not use interrupt processing.

[Evaluation process of interrupt cause]

The causes of an interrupt can be evaluated as follows below.

1) Read the main status and check whether either bit 1, 2, or 3 is "1."

- 2) If bit 1 (SEND) = "1", an operation stop interrupt occurs. Reset using INTRS (0008h) command.
- 3) If bit 2 (SERR) = "1", read the REST register to identify the cause of the error interrupt.
- 4) If bit 3 (SEVT) = "1", read the RIST register to identify the cause of the even interrupt.
- Note 1: The center LSI outputs an interrupt request signal for CPU through INT terminal at the timing when G9001A performs I/O communication (cyclic communication) to the local LSI that requested the interrupt.

Therefore, even while CPU is writing normal sending data to FIFO in the center LSI or it is reading data from reception FIFO, an interrupt request may occur.

Using an interrupt routine, if the center LSI tries to make communication with the local LSI that requested the interrupt, data of the transmission FIFO and reception FIFO change and an error occur in the process after it returns to perform a main routine.

Therefore, in the interrupt routine, please make only that interrupt request occur stored in flags. In the main routine, check the condition of the flag and perform data communication with the local LSI that requested interrupt.

- Note 2: While processing in the step 4) above, it is possible that MSTS.SEND or SERR, SEVT bit may change to 1. After the steps 1) ~ 4) complete, please check whether all MSTS.SEND, SERR, SEVT bit are 0 before finishing the interrupt routine.
- Note 3: When several G9103Cs are used, interrupt process is performed axis by axis. However, an interrupt cause may occur on the axis that already completed interrupt process. After the CPU returns to ready to receive an interrupt, please read out the Main status and check whether interrupts on all G9103Cs do not occur.
- Note 4: Information of port 0 ~ 3 including the main status is revised in I/O communication under normal conditions. However, it is also revised at the time to send response frame of data communication to G9103C.

The main status bit 0 (MSTS.SINT) can be masked by a function to mask interrupt request signal (RMD.MINT).

When a function to mask interrupt request signal is masked (RMD.MINT = 1), even though the status changes, MSTS.SINT bit will remain "0" and will not change to "1" when interrupt conditions are satisfied. When a function to mask interrupt request signal is disabled (RMD.MINT=0), while interrupt condition are met, MSTS.SINT bit will change to 1.

Interrupt request (MSTS.SINT) <msts.sin< td=""></msts.sin<>	T> [MSTS] (READ)
0: OFF. When SEND = 0 and or SERR = 0 and SEVT = 0.	7 0
1: ON. When SEND = 1 or SERR = 1 or SEVT = 1.	
Operation stop interrupt (MSTS.SEND) <msts.sen< td=""></msts.sen<>	D> [MSTS] (READ)
0: OFF. Operation stop interrupt does not occur.	7 0
1: ON. Operation stop interrupt occurs.	
Become 0 by writing INTRS (0008h) command.	
Error interrupt (MSTS.SERR) <msts.ser< td=""></msts.ser<>	R> [MSTS] (READ)
0: OFF. Error interrupt does not occur.	7 0
1: ON. Error interrupt occurs.	
Become 0 by reading or writing of REST register.	
Event interrupt (MSTS.SEVT) <msts.sev< td=""></msts.sev<>	T> [MSTS] (READ)
0: OFF. Event interrupt does not occur.	7 0
1: ON. Event interrupt occurs.	
Become 0 by reading or writing of RIST register.	
Interrupt request function <rmd.min< td=""><td>T> PRMDJ (WRITE)</td></rmd.min<>	T> PRMDJ (WRITE)
0: Enabled.	23 16
1: Disabled. Interrupt request will be fixed 0.	n
Interrupt request ON when operation stop interrupt turns ON <renv1.sed< td=""><td>M> [RENV1] (WRITE)</td></renv1.sed<>	M> [RENV1] (WRITE)
0: Enable. Interrupt request turns ON when operation stop interrupt turns ON.	
1: Disable. Interrupt request does not turn ON when operation stop interrupt tu	rns
ON.	<u> - - - n - - -</u>
Function to generate operation stop interrupt while pre-register for operation is	[RMD] (WRITE)
fixed.	31 24
<rmd.men< td=""><td></td></rmd.men<>	
0: Enabled.	<u>[n] -] -] -] -] -] -] -] -]</u>
1: Disabled. Operation stop interrupt does not turn ON while pre-register for	
operation is fixed.	
Reset operation stop interrupt <intrs< td=""><td>i> [Command]</td></intrs<>	i> [Command]
Operation stop interrupt OFF (MSTS.SEND = 0).	0008h
Error Interrupt status <rrest< td=""><td>> [Command]</td></rrest<>	> [Command]
Read REST register.	00F2h
Event interrunt status	> [Common =!]
Read RIST register	
	00F3h

Set event interrupt cause	<wrirq></wrirq>	[Command]
Enable the bits set to 1 by whiting RIRQ register.		00ACh
Reset error interrupt status	<wrest></wrest>	[Command]
Make the bits set to 1 by writing REST register to 0.		00ADh
Reset event interrupt status	<wrist></wrist>	[Command]
Make the bits set to 1 by writing RIST register to 0.		00AEh

[Error interrupt causes] < Detail of REST register: The cause of an interrupt makes t	he corres	ponding bit "1">		
Error interrupt cause		Cause (REST)		
		Bit name		
Stopped by a Comparator 1 condition being satisfied. (+SL)	0	ESC1		
Stopped by a Comparator 2 condition being satisfied. (-SL)	1	ESC2		
Stopped by a Comparator 3 condition being satisfied.	2	ESC3		
Stopped by +EL signal turning ON.	3	ESPL		
Stopped by -EL signal turning ON	4	ESML		
Stopped by ALM signal turning ON	5	ESAL		
Stopped by STP signal turning ON	6	ESSP		
Stopped by turning EMG signal ON	7	ESEM		
Decelerated and stopped by turning SD signal ON	8	ESSD		
When an overflow occurrence of PA and PB signals input buffer counter	9	ESPO		
When stopped by error by watch dog timer. (Communication line disconnects etc.)	10	ESNT		
(Always 0)	11	Not defined		
When writing position override command (WRMVOR) while a motor is stopping.	12	ESOR		
Both EA and EB signals change simultaneously. (A motor does not stop.)	13	ESEE		
Both PA and PB signals change simultaneously. (A motor does not stop.)	14	ESPE		
Stopped simultaneously by data error for interpolation operation Note 1	15	ESDT		
Stopped simultaneously by error stop of other axes	16	ESIP		
Stopped by beyond the circular interpolation operation range (28 bits) while	17	ESAO		
Synchronizing of the clock for motor control is collapsed.	18	EFAJ		
When stopped by communication errors that occur continuously specified times for	19	ECKM		
receiving clock synchronizing communication.				
When stopped by communication errors that occur continuously specified times for	20	ESPM		
receiving synchronizing stop communication				
When stopped by communication errors that occur continuously specified times for	21	ESWM		
receiving sensor substitute communication				
When writing a start command for dedicated next operation (NSTAFL, NSTAFH, NSTAD, and NSTALID)	22	ENST		

Note1: When start command is written with the following data setting, error interrupt occurs. When linear interpolation: (RMV = 0) and (PMVY = 0) When circular interpolation ((RIP = 0) and (RIPY = 0)) or ((RMV = RIP) and (RMVY = RIPY))

[Event interrupt causes] < Detail of RIST register: The corresponding interrupt bit is set to 1 and then an interrupt occurred>

Event interrupt cause		Set cause (RIRQ)		Cause (RIST)	
· · ·	Bit	Bit name	Bit	Bit name	
Normal stop	0	IREN	0	ISEN	
When acceleration starts	1	IRUS	1	ISUS	
When acceleration ends	2	IRUE	2	ISUE	
When deceleration starts	3	IRDS	3	ISDS	
When deceleration ends	4	IRDE	4	ISDE	
When a Comparator 1 condition is satisfied	5	IRC1	5	ISC1	
When a Comparator 2 condition is satisfied	6	IRC2	6	ISC2	
When a Comparator 3 condition is satisfied	7	IRC3	7	ISC3	
When a counter value is reset by CLR signal turning ON	8	IRCL	8	ISCL	
When a counter value is latched by LTC signal turning ON	9	IRLT	9	ISLT	
When a counter value is latched by ORG signal turning ON	10	IROL	10	ISOL	
When SD signal turns ON	11	IRSD	11	ISSD	
When STA signal turns ON	12	IRSA	12	ISSA	
When operation starts in receiving a start command (2x01h) for broadcast communication.	13	IRNA	13	ISNA	
When stopping by receiving a stop command (2x02h) for broadcast communication	14	IRNP	14	ISNP	
When it is available for writing into the pre-register for operation (Change to MSTS.SPRF = 0)	15	IRNM	15	ISNM	
When pre-register for operation is not fixed and current operation complete (Change to RSTS.PFM = 00b)	16	IRBE	16	ISBE	

8.17 Synchronizing function with other axes

There are two functions as the synchronizing function with other G9103C as follows.

- 1. Clock synchronizing function for motor control
- 2. Simultaneous stop when stop by errors.

There is one function as synchronizing function with an I/O device.

1. Substitute input as for sensor signals.

8.17.1 Clock synchronizing function for motor control

Output pulse train is generated to be synchronized with reference clock (40MHz or 80 MHz). Because G9103C is a LSI to control for single axis, use more than one G9103C when interpolation is executed. Normally each crystal oscillator provides reference clock to each G9103C independently.

In order to operate synchronizing such as interpolation, note that frequency error of this reference clock.

For example, if accuracy for two reference clock rate (frequency) is +100 ppm and -100 ppm, accuracy of output pulse frequency from G9103C is also +100 ppm (+0.01%) and -100 ppm (-0.01%). Therefore, the number of the pulse output for 5 seconds at 10 kpps constant speed is 50005 pulses and

49995 pulses and the error of interpolation trajectory become large. In order to reduce this error, G9103C has clock synchronizing function for motor control. When using several G9103Cs are connected, use any one G9103C as a master device for clock synchronizing for motor control

and other G9103Cs can be synchronized with the clock for motor control of the master LSI.

	No.1	No.2	No.3	No.4	No.5
Device number	1(01h)	4(04h)	6(06h)	10(0Ah)	20(14h)
RSYN.SYNC	1	1	1	1	1
RSYN.DNMST	04h	04h	04h	04h	04h
Setting order	(2)	(1)	(3)	(4)	(5)

When device number 4 is set to a clock master LSI.

Setting process

- 1. Set RSYN register of a clock master LSI
- RSYN.DNMST \leftarrow a device number of a clock master LSI (04h) RSYN.SYNC \leftarrow 1
- 2. Set RSYN registers of other G9103Cs to the same as a clock master LSI.
- 3. It takes approximately 4 ms until synchronizing control starts (RSYN.SYON = 1). Make sure to check synchronizing control start (RSYN.SYON = 1).

Note 1: Be sure to set RSYN register of clock master LSI first. For other G9103Cs, any order is available.

Note 2: Synchronizing control synchronizes only control the clock for motor control. Clock for communication control is not synchronized and is influenced by the frequency error of CLK signal. Therefore, use crystal oscillators whose permissible frequency deviation is within ±500ppm.

Note 3: Operation timing with output pulse width may fluctuate ±25ns by synchronizing control.

[Monitor of status to synchronize clock for motor control]

The reference clock frequency that is input to G9103C is 40 MHz or 80 MHz. The motor control circuit operates at 40MHz, and the axis control circuit operates at 20 MHz.

Clock synchronizing function for motor control corrects 20 MHz CLK signals to the same frequency as a clock frequency 20 MHz of a clock master LSI specified by RSYN.DNMST bit.

You can monitor correction amount by RSYN.FAM bit (FAM value). Writing to this bit is disabled.

A FAM value is shown by 8 bit integer with a sign ($-128 \sim +127$). With no correction adjustment, FAM value is 0. The formula that shows the relation between CLK signal clock rate (f_{CLK}) and a clock frequency used for motor control circuit (OSC_{CLK}) is as follows.

1. When CKSL = L level (40MHz input)---OSC_{CLK} = $f_{CLK} \times (32,768 + FAM value) / 65536$

2. When CKSL = H level (80MHz input)---OSC_{CLK} = $f_{CLK} \times (32,768 + FAM value) / 131072$

When clock synchronizing function is operating, the difference with the center value of correction varies within -1 to +1 range.

You can monitor the difference with a crystal oscillation frequency of a clock master LSI. Under normal condition, you do not need to monitor the clock.

The formula of FAM value (-128 ~ +127) relation with frequency correction amount (ppm) is as follows.

Frequency correction amount = (FAM value \times 1,000,000) / 32,768 · · · (formula of 8.17.1)

The range of FAM value is $-128 \sim +127$. Therefore, the range to be monitored is from -3906 ppm $\sim +3875$ ppm.

[Detection of synchronizing error of the clock for motor control]

In clock synchronization, the clock master LSI sends clock frequency information (MSTS.SYN) for motor control with the main status to other G9103Cs and other G9103C monitors the information and operate synchronizing using the information.

However, if the synchronizing function of a clock master LSI turns OFF (RSYN.SYNC = 0) by mistake in synchronizing, the clock master LSI outputs the setting information of GRP terminals (MSTS.SGP) instead of synchronizing information. Other G9103C recognizes the setting information of GRP terminals as clock frequency information by mistake. Therefore, because the clock master LSI synchronizes based on the information, the clock frequency for motor control deviates considerably.

If you use the system under this condition, the error of motor speed of operation becomes large. In interpolation operation, the interpolation trajectory becomes collapsed considerately. Therefore, G9103C has a feature to detect this abnormal condition.

There are two following circuits for detection: a circuit to control frequency correction amount and a circuit to control fluctuating range of frequency.

1. Circuit to control frequency correction amount (mainly to detect the difference of crystal oscillator)

When an absolute value of FAM value exceeds the setting value, it recognizes the condition as an error. Set a value in RSYN.FAL bit (1 ~ 127). The smaller the setting value is, the more sensitive the detection sensitivity is. Under normal condition, set a value that is approximately four-times of frequency allowable deviation of a crystal oscillator. For example, when the allowable deviation is plus minus 100ppm and correction amount is 400 using the above formula 1 of 8.17.1, the FAM value becomes 13.1. Therefore, please set 13 or 14 to the setting value. In the case that the setting value is 0 (default), G9103C does not control frequency correction amount.

 Circuit to control fluctuating range of frequency (mainly to detect RSYN.SYNC = 0 of the clock master LSI)

The FAM value in clock synchronization for motor control fluctuates within plus or minus 1 of the center correction value. When the fluctuating range exceeds plus or minus 7, the clock master LSI recognizes this condition as an error.

This circuit detects a rapid change of clock frequency information of the clock master LSI. This function operates only when synchronizing error detection is enabled (RSYN.FAWL = 1).

When one circuit of the above 1 or 2 detects an error, G9103C occurs an error interrupt request (REST.EFAJ=1) after turning the clock synchronizing function is disabled (RSYN.SYNC = 0) automatically and switching the frequency to a default.

[Detect errors of monitoring communication for clock synchronization.]

In clock synchronization, the clock master LSI main status information that is sent to a center LSI is monitored regularly by cyclic communication.

If signals on the communication line cannot be monitored because of reflection and noise, clock synchronization cannot be operated.

G9103C has a function to count errors of monitoring communication for a clock master LSI and a function to stop motor as an error stop when monitoring errors occur specified times continuously. Error counter has a function to stop counting at the maximum value (255) and you can check a value by

RMEC.CKEC bit and cleared by CKMECR (0030h) command.

The number of occurrences of continuous communication monitoring error is specified with values $0 \sim 15$ in RSYN2.CKMEV bit. When 0 is selected, error stop function does not operate. When a value other than 0 is selected, motor stops because of error stop when specified number of errors interrupt (REST.ECKM = 1) occur. If monitoring communication is done normally even once before the number of continuous errors reaches to the setting value, the count of continuous error restart from 0.

Device Number of clock master LSI <rsyn.dnmst></rsyn.dnmst>	[RSYN] (WRITE)
Set a device number of a clock master LSI (0 ~ 63).	7 0
Set clock synchronization for motor control	
0: Disabled	
1: Enabled	7 0
	- n
Clock synchronizing status for motor control. <rsyn.syon></rsyn.syon>	[RSYN] (READ)
0: Not synchronizing.	7 0
1: Synchronizing.	
With synchronizing control in such as interpolation operation, be sure to check RSYN.SYON = 1.	[[n] -] -] -] -] -] -] -] -]
Limit of correction of clock frequency for motor control <rsyn.fal></rsyn.fal>	[RSYN] (WRITE)
When correction exceeds a limit, it is regarded as a synchronizing error.	23 16
If you set 0, error detection function will be disabled.	
Control function of clock frequency range for mater control	
0: Disabled	
1: Enabled : Output a synchronizing error when width of fluctuation is more than	23 16
$\pm 7.$	n
Correction amount of clock frequency for motor control <rsyn.fam></rsyn.fam>	[RSYN] (READ)
Correction amount ($-128 \sim +127$) of clock frequency can be monitored. When	31 24
frequency correction amount is large, please check a crystal oscillator	
frequency.	
Number of communication monitoring error for clock synchronization	[RMEC] (READ)
<rmec.ckec></rmec.ckec>	7 0
Count number of error that occurred on monitoring communication ($0 \sim 255$).	
and the count number stops at 255	
Clear number of error that occurred on monitoring for clock synchronization	[Command]
<pre>clear number of error that occurred on membering for clear synometrization. <ckmecr></ckmecr></pre>	
RMEC.CKEC = 0.	0030h
Number of continuous error for monitoring clock synchronization.	[RSYN2] (WRITE)
<rsyn2.ckmev></rsyn2.ckmev>	23 16
When a setting value is 0, error stop by continuous errors does not occur.	
When a value (1 ~15) is selected, error stop occurs when the setting value	
become the same as continuous errors count.	
Error interrupt status <rest.eckm></rest.eckm>	[REST] (READ)
1: When communication monitoring error for clock synchronization specified	23 16
times, motor stops as an error.	n

8.17.2 Simultaneous stop function

When the specified other motor is stopped by an error, own axis can be stopped by an error. However, the stop timing delays one cycle of cyclic communication at maximum.

Setting process

- Specify a device number of a monitoring target LSI in RSYN register. RSYN.DNSTP ← Device number of a monitoring target LSI RSYN.SYNE ←1
- 2. Set RSYN register of other Axes. Set a monitoring target LSI so as to make a loop.
- 3. In order to transmit error stop information when own axis stops to other axes, set error stop signal output is enabled (RMD.MERO = 1).
- 4. In order to stop own axis when other axis stops, set error stop signal input is enabled (RMD.MERI = 1).

Example for setting

The following is an example when using six G9103Cs and the device numbers are 3, 5, 6, 50, 55 and 60. In this example, either device number 3 or 5 of G9103C stops by an error, the device numbers 3, 5 and 6 are all stopped. If the device number 6 is stopped, the device number 3 and 5 are not stopped. If one of the device numbers 50, 55 or 60 is stopped, the device number 50, 55 and 60 are all stopped.

Device No.	No 3	No 5	6
RSYN.DNSTP	000110(6)	• 000011(3)	▲ 000101(5)
RSYN.SYNE	1 🔨	1	1
PRMD.MERO	1	1	0
PRMD.MERI	1	\ 1	1

Device No.	50	55	60
RSYN.DNSTP	111100(60)	110010(50)	110111(55)
RSYN.SYNE	1	1	1
RMD.MERO	1	1	1
RMD.MERI	1	1	1

Note. The information of error stop is transmitted by cyclic communication. Therefore, set the setting value in RSYN.DNSTP bit as the device number of LSI that executes cyclic communication just before own LSI's cyclic communication.

Error stop is a case that an error interrupt occurs while a motor stops.

[Error detections of monitoring communication for simultaneous stop]

In simultaneous stop function, a monitoring target LSI's main status information that is sent to center LSI regularly is monitored by cyclic communication.

If there is a high probability to fail monitoring signals on a communication line because of reflection and noise, it takes times to communicate simultaneous stop information.

G9103C has an error count function for monitoring communication for simultaneous stop and error stop function when monitoring errors occur specified times.

Error stop counter has a count function up to the maximum value (255). You can check count by reading RMEC.SPEC bit. The count number can be cleared by SMECR (0031h) command.

Error continuous occurrence number is specified with a value 0 ~ 15 in RSYN2.SPMEV bit.

When 0 is selected, error stop function does not operate. When a value other than 0 is selected, the motor stops because of error stop when specified number of errors occur continuously and error interrupt (REST.ESPM = 1).

If communication monitoring is done normally even once before the number of continuous errors reaches to the setting value, the count of continuous error restart from 0.

Device number of a monitoring target LSI	<rsyn.dnstp></rsyn.dnstp>	[RSYN]	(WRITE)
Set a device number of a monitoring target LSI. $(0 \sim 63)$		15	8
		n n r	nnn
Synchronizing function of simultaneous stop	<rsyn.syne></rsyn.syne>	[RSYN]	(WRITE)
0: Disabled.		15	8
1: Enabled.		- n	
Function to receive a stop request when other axis stops by an	error. <rmd.meri></rmd.meri>	[RMD]	(WRITE)
0: Disabled.		31	24
1: Enabled.			
Function to condicton request when own ovia stone by an error			
0: Disabled			
1. Enabled		31	24
		n	
Number of communication monitoring error for simultaneous st	op <rmec.ckec></rmec.ckec>	[RMEC]	(READ)
Count a number of error that occurred on monitoring commu	inication (0 ~ 255).	15	8
Cleared by default setting and SPMECR (0031h) command	and the count		nnn
number stops at 255.			
		[Command]	
Set RMEC.CPEC = 0.		0031	h
Number of continuous communication monitoring error for sime	ultaneous stop.	[RSYN2]	(WRITE)
	<rsyn2.spmev></rsyn2.spmev>	23	16
When the specified value is 0, error stop because of continu	ous errors does not	n n n n -	
When a value (1, 15) is selected, error stop occurs when co	ntinuous orror count		
become the same as the setting value.			
Error interrupt status	<rest.espm></rest.espm>	[REST]	(READ)
1: When communication monitoring errors for simultaneous s	stop a specified	23	`
times, motor stops as an error continuously.			
		- - - -	1 - 1 - 1 - 1

8.17.3 Substitute input function for sensor signals

Usually, input of +EL, -EL, SD, ORG, EMG, ALM, STA, STP signals are connected to input terminals of G9103C.

However, if high responsiveness does not needed, save wiring is used by inputting these signals to other I/O devices (local LSI).

By cyclic communication, communication information that is sent from I/O device to a center device (a center LSI) can be use as substitute signals by monitoring.

Setting procedure

1. Specify information of an I/O device that inputs sensor signals to RSYN2 register.

RSYN2.DNSWM RSYN2.PNSWM RSYN2.PEME	$\downarrow \downarrow \downarrow$	Device number of I/O device Port number of I/O device Specify a method to input +EL signals. (0: Input from G9103C's terminals, 1: Input from bit 0 terminal of I/O device port.)
RSYN2.MEME	←	Specify a method to input -EL signals. (0: Input from G9103C's terminals, 1: Input from bit 1 terminal of I/O device port.)
RSYN2.SDME	←	Specify a method to input SD signals.
RSYN2.ORME	←	Specify a method to input ORG signals.
		(0: Input from G9103C's terminals, 1: Input from bit 3 terminal of I/O device port.)
RSYN2.EMME	←	Specify a method to input EMG signals. (0: Input from G9103C's terminals, 1: Input from bit 4 terminal of I/O device port.)

- RSYN2.ALME ← Specify a method to input ALM signals. (0: Input from G9103C's terminals, 1: Input from bit 5 terminal of I/O device port.)
 RSYN2.SAME ← Specify a method to input STA signals. (0: Input from G9103C's terminals, 1: Input from bit 6 terminal of I/O device port.)
 RSYN2.SPME ← Specify a method to input STP signals. (0: Input from G9103C's terminals, 1: Input from bit 7 terminal of I/O device port.)
- RSYN2.SWMEV ← Specify a number of continuous error of communication monitoring for substitute input for sensor signals. (0 ~ 15)

G9103C terminal input signals and signals to monitor communication are switched just after G9103C terminal input buffer.

Therefore, setting of terminal input specifications such as inserting a noise filter or input logic transformation is enabled when using a substitute input.

[Error detection when monitoring communication for substitute input]

Substitute input function monitors specified I/O port information to be sent to a center LSI regularly by cyclic communication.

When there may be high probability that signals on the communication line to fail in monitoring because of reflection or noise, it takes times to deliver alternate signals.

To check quality, G9103C has a function to count communication monitoring error for a substitute input and a function to stop a motor as error stop when monitor errors occur continuously specified time. Error counter can stop counting when the count reach the max value 255 and can be read by RMEC.SWEC bit and can be cleared SWMECR (0032h) command.

Error continuous occurrence time is set with $0 \sim 15$ in RSYN2.SWMEV bit. When the counter value is 0, error stop function does not operate. If the value is other than 0, error stop operate when errors occur continuously specified time, and error interrupt occurs (REST.ESWM = 1). If monitoring normally even once before the error count reach the specified times even once, the counter value starts 0 again.

Considering safety, please set other than 0 to RSYN2.SWMEV bit.

Device number of a substitute input device <rsyn2.dnswm></rsyn2.dnswm>	[RSYN2] (WRITE)
Specify I/O device number (0 \sim 63) that input sensor signals alternately.	7	0
	n n n r	n n n
Specify port number of a substitute input device <rsyn2.pnswm></rsyn2.pnswm>	[RSYN2] (WRITE)
Specify ports number (0 to 3) of I/O device that input sensor signals alternately.	7	0
0: P00 ~ P07, 1: P10 ~ P17, 2: P20 ~ P27, 3: P30 ~ P37	n n	
Input of EL signals. <rsyn2.peme></rsyn2.peme>	[RSYN2] (WRITE)
0: Input from EL terminal of G9103C.	15	8
1: Input from Px0 terminal of I/O device (x = $0 \sim 3$)		n
Input of -EL signals. <rsyn2.meme></rsyn2.meme>	[PSYN2] (WRITE)
0: Input from – EL terminal of G9103C	15	8
1: Input from Px1 terminal of I/O device $(x = 0 \sim 3)$		- n -
Input of SD signals <rsyn2.sdme></rsyn2.sdme>	[RSYN2] (WRITE)
0: Input from SD terminals of G9103C.	15	8
1: Input from Px2 terminal of I/O device $(x = 0 \sim 3)$	r	n
Input of ORG signals. <rsyn2.orme></rsyn2.orme>	[RSYN2] (WRITE)
0: Input from the ORG terminal of G9103C.	15	8
1: Input from PX3 terminal of I/O device $(X = 0 \sim 3)$	n -	
Input of EMG signals. <rsyn2.emme></rsyn2.emme>	[RSYN2] (WRITE)
0: Input from the EMG terminal of G9103C.	15	8
1: Input from Px4 terminal of I/O device. (x = $0 \sim 3$)	n	
Input of ALM signals. <r style="text-align: center;"><!-- region: RSYN2.ALME--></r>	[RSYN2] (V	WRITE)
0: Input from the –EL terminal of G9103C.	15	8
1: Input from the Px1 terminal of I/O device. $(x = 0 \sim 3)$	n	
Input of STA signals. <r style="text-align: center;"><!-- region: RSYN2.SAME--></r>	[RSTY2] ('	WRITE)
0: Input from the SD terminal of G9103C	15	8
1: Input from the Px2 terminal of I/O device $(x = 0 \sim 3)$	- n	
Input of STP signals. <r style="text-align: center;"><!-- region: RSYN2.SPME--></r>	[RSYN2] (WRITE)
0: Input from the ORG terminal of G9103C.	7	0
1: Input from the Px3 terminal of I/O device ($x = 0 \sim 3$)	n n n r	n n n
Number of monitoring error for a substitute input <rmec.swec></rmec.swec>	[RMEC]	(READ)
Count a number of error the occurred on monitoring communication ($0 \sim 255$).	23	16
count number stops at 255		n n n
Clear number of error that occurred on monitoring for a substitute input.	[Command]	
<pre> <swmecr></swmecr></pre>	0032h	
Set to RMEC.SWEC = 0		
Number of continuous errors for monitoring substitute input. <rsyn2.swmev></rsyn2.swmev>	[RSYN2] (WRITE)
When the setting value is 0, error stop because of continuous errors does not	31	24
When a value $(1 \sim 15)$ is selected error stop occurs when the setting value is		n n n
become the same as continuous error count.		
Error interrupt status <rest.eswm></rest.eswm>	[REST]	(READ)
1: When monitoring error for substitute occurs specified times continuously, motor	23	16
stops as an error.	n	

8.18 Unit ID control function

If setting ROME terminal (Pin12) to H level, EEPROM connection mode for unit ID is available. Unit ID information mode within EEPROM is downloaded into the general-purpose register (RGN0 ~RGN3) automatically after G9103C is reset. The general-purpose register can be changed and the content of the register is written into EEPROM by the data communication. Pin 12 of G9003 is a GND terminal.

Please use an EEPROM that satisfies the following specifications.

- 4-wire serial interface. (Equivalent to SPI)
- Address length is 8 bits.
- Data length is 8 bits.
- More than 16 bytes should be written by one writing command. (Only use 16 bytes.)
- 3.3 V power supply and should be operate with more than 2.5MHz.
- If bits 2 and 3 are "00b", writing is available. If bits 2 and 3 are "11b", writing is prohibited.
- The commands are as follows.

Command	Process
0000 0001	Write to status register
0000 0010	Write data
0000 0011	Read data
0000 0110	Be ready for writing

Example of EEPROM (The capacity to be control is only 16 word/8 bit.)

Manufacturer	Model name	Memory capacity	Power	Speed	Writing time	WP terminal
ROHM	BR25H010-W	128word/8bit (1kbit)	2.5V~5.5V	5MHz	5ms	With
SII	S-25C010A	128word/8bit (1kbit)	2.5V~5.5V	5MHz	4ms	With
Renesas	HN58X2502	256word/8bit (2kbit)	2.5V~5.5V	5MHz	5ms	With
MICROCHIP	25LC010A	128word/8bit (1kbit)	2.5V~5.5V	10MHz	5ms	With
MICROCHIP	25AA010A	128word/8bit (1kbit)	1.8V~5.5V	10MHz	5ms	With

Note. Please confirm specifications with manufactures' latest information.



Note 1: Specify EEPROM write protect terminals not as to change the Unit ID within EEPROM by mistakes.

- Note 2: When ROME terminal (Pin 12) is H level, the default value of RGN0 ~ RGN3 is 0.
- Note 3: In the communication during accessing EEPROM, use a device number stored in G9103C

8.18.1 EEPROM control command

There are only 4 commands of G9103C for EEPROM control.

Command name	Code	Contents
ROMPE	000Ah	Prohibits writing to the external EEPROM.
		G9103C performs the following to EEPROM.
		 Send a command (00000110) to permit writing to EEPROM.
		2. Secure 3.2 μ s interval time with ROMS = H level.
		Write "11111100" to EEPROM status register.
ROMPD	000Bh	Make the external EEPROM permitted to be written.
		 Send the command (00000110) to permit writing to EEPROM.
		2. Secure 3.2 μ s interval time with ROMS = H level.
		Write "11110000" to EEPROM status register.
ROMWR	000Ch	Write the content of RGN0 ~ RGN3 to EEPROM.
		G9103C performs the following to EEPROM.
		 Send the command (00000110) to permit writing to EEPROM.
		Secure 3.2 μs interval time with ROMS = H level.
		Write 16 bytes of RGN0 ~ RGN3 to EEPROM.
ROMRD	000Dh	Read EEPROM and set to RGN0 ~ RGN3.
		G9103C performs the following to EEPROM.
		1. Read from 16 bytes from address 0 at once and write to the RGN0 ~ RGN3.

- Note 1: When ROME terminal (Pin 12) is H level, ROMRD command is executed automatically under the following conditions.
 - 1. Just after being reset by RST signal.
 - 2. Just after being reset by SRST (0004h) command
 - 3. Just after being reset by broadcast communication command (ggg = group number)
- Note 2: Communication time and writing time to EEPROM is needed until process within EEPROM completes after the center LSI sends ROMPE, ROMPD, ROMWR commands. Make sure not to send next EEPROM control command or not to power off for this period. The maximum communication time at 20 Mbps is maximum 168 µs. For the time to write into EEPROM, see the data sheet for EEPROM. (Normally the time from the sending start to completing to write is less than 10 ms.

8.19 CPU connection function

If CPU connection mode is enabled (RENV2.SIFM = 1), general-purpose I/O terminals (P4 ~ P7) are changed to serial I/F control terminals (SIFC, SIFS, SIFI, and SIFO). Access to RGN0 ~ RGN3 by 4-wire serial interface are available. (Other registers except RGN0 ~ RGN3 cannot be accessed.) However, RGN0 register is for the exclusive use of unit ID control. Therefore, do not write from CPU.



- Note 1: After power-on, G9103C's four general-purpose terminals are input terminals until CPU connection mode is enabled (REMV2.SIFM = 1) through **Motionnet**[®] and becomes High level by pull-up.
- Note 2: While CPU connection mode is enabled (RENV2.SIFM = 1), setting for I/O of RENV2.P4M, P5M, P6M and P7M bit is disabled.
- Note 3: For frequency of the serial clock (SCK signal), use 2.5 MHz or less.

G9103C can be accessed from CPU like serial RAM with 16-byte capacity. Address map is as follows.

Address	Contents	Address	Contents
0	RGN0 bits 31 ~ 24	8	RGN2 bits 31 ~ 24
1	RGN0 bits 23 ~ 16	9	RGN2 bits 23 ~ 16
2	RGN0 bits 15 ~ 8	10	RGN2 bits 15 ~ 8
3	RGN0 bits 7 ~ 0 (LSB)	11	RGN2 bits 7 ~ 0 (LSB)
4	RGN1 bits 31 ~ 24	12	RGN3 bits 31 ~ 24
5	RGN1 bits 23 ~ 16	13	RGN3 bits 23 ~ 16
6	RGN1 bits 15 ~ 8	14	RGN3 bits 15 ~ 8
7	RGN1 bits 7 ~ 0 (LSB)	15	RGN3 bits 7 ~ 0 (LSB)

[Notice for access]

Do not access only the specific bits of a register. Register must be access in 32-bit units. For example, even if you want to read bit $15 \sim 8$ (address 6) of RGN1, read bit $31 \sim 0$ (address $4 \sim 7$). You can access multiple registers at once.

Function of terminals P4 ~ P7.	<rest2.sifm></rest2.sifm>	[RENV2]	(WRITE)
0: General-purpose input terminal.		23	16
1: Terminals for serial bus control.		n	

8.19.1 Timing to read (when reading 4 bytes)



- 1. After set SIFS = L level, CPU synchronizes with the falling of SIFC signal, input read command (03h) to G9103C.After that, as synchronized with the falling of SIFC signal, 8 bit data is output from the upper bit.
- 2. After that, as synchronized with the falling of SIFC signal, the upper bits outputs 8 bit data.
- 3. If SIFC signal is continued to input, address is added +1 and up to 16 bites can be read.
- 4. CPU reads SIF0 data as synchronized with the rising of SIFC signal.
- 5. After read to the D0 bit of the last data, set SIFS = H level.

Note. The upper addresses (A7 ~ A4) are ignored. The address next to address 15 returns address 0.

8.19.2 Timing to write (when writing 4 bytes)



- 1. After set SIFS = L level, CPU synchronizes with the falling of SIFC, input read command (02h) to G9103C.After that, as synchronized with the falling of SIFC signal, input 8-bit read start address from the upper.
- 2. After that, as synchronized with the falling of SIFC, input 8-bit data from the upper bit.
- 3. If SIFC signal is continued to input, address is added +1 and up to 16 bites can be read.
- 4. CPU reads SIFC data as synchronized with the rising of SIFC signal.
- 5. After read to the D0 bit of the last data, set SIFS = H level.

Note. The upper address (A4 \sim 7) are ignored. The address next to address 15 returns address 0.

8.20 ID code confirmation

To distinguish from other LSI, ID code is included.

ID code can be checked by the following process.

- 1. Writes IDMON (0003h) command.
- 2. Writes PRMG (00D5h) command.
- 3. Check the upper 16 bit of data read.

Only when IDMON command and PRMG command are used continuously, you can read ID cord. Except the case of the upper procedure to use RRMG command, ID code part becomes "0". G9103C's ID code is "03C0h".

ID code	<rmg.idcd></rmg.idcd>	[RMG]	(READ)
It is an ID cord to distinguish from other LSIs. G9103C's ID code is "03C0h".		31 nnn 	24 n n n 16 n n n
Command to confirm ID code	<idmon></idmon>	[Command]	
Using RRMG command, make ID code to be read out.		0003h	
RMG readout command	<rrmg></rrmg>	[Command]	
Read out RMG register. If IDMON command is used continuously, the upper 16-bit be	ecomes ID code.	00D5h	

9. How to calculate communication cycle time

9.1 Cyclic communication

Cyclic communication is a control to repeat I/O communication. Therefore, first of all, calculate I/O communication time.

I/O communication consists of a request frame and a response frame. The data received and send in this communication is controlled so as to be always 4 bytes. Because data amount is constant, communication time is always constant. (However, if communication rate varies, I/O communication time, of course varies.)

One I/O communication time is shown as follows.

```
I/O communication time [\mu s] = (7.7 \times K) + 7.4
```

"K" is a communication rate coefficient. Please refer to the following table.

Communication rate [Mbps]	K
20	1
10	2
5	4
2.5	8

Because cyclic communication controls I/O communication so as to repeat I/O communication in order of a device number of the connected local LSIs. Therefore, one cycle of cyclic communication is calculated as follows.

Cycle of cyclic communication [µs] = (I/O communication time) x N = $((7.7 \times K) + 7.4) \times N$

"N" shows a number of local LSIs that are connected.

Ex.: Calculating cycle time with a communication rate of 20 Mbps and 30 local LSIs. $(7.7 \times 1 + 7.4) \times 30 = 453 \ \mu s$

9.2 Time required for one complete data communication

There are two types of data communications as follows:

- 1) When there is a response frame from a local LSI (data length is variable).
- 2) When there is no response frame from a local LSI.

Basic item	Required time (µs)
ST: Data sending time	(B x 0.6 + 3.25) x K
RT: Time to execute command	(C x 0.3)
JT: Response time with returning data	(B x 0.6 + 5.65) x K
JT: Response time without returning	5.05 x K
data	

"B" is number of bytes of data. "C" is a number of commands.

One complete data communication cycle $[\mu s] = ST + RT + JT + 7.4$

9.3 Total cycle time including data communication

The total time can be obtained by adding data communication times to an ordinary communication cycle time.

- Ex.1: Communication rate = 20 Mbps. 34 local LSIs are connected. Data communication of reading one the G9103C and register (2 bytes for sending and 6 bytes for receiving) is performed four times in cyclic communication.
 - Cycle time = Cyclic time + (Data communication time) x Number of times of data communication = $(7.7 \times 1 + 7.4) \times 34 + \{(2 \times 0.6 + 3.25) \times 1 + (1 \times 0.3) + (6 \times 0.6 + 5.65) \times 1 + 7.4\} \times 4$ = $513.4 + 21.4 \times 4$ = $599 \mu s$
- Note: The formula above contains some margin. In actual operation, a shorter total time can be obtained. However, when a communication error occurs, a total time may be longer than the above.

10. Electrical Characteristics

10.1 Absolute maximum ratings

Item	Symbol	Rating		Unit
Power supply voltage	V _{DD}	-0.3 ~ +4.0		V
Input voltage	VIN	-0.3 ~ V _{DD} +0.5	Note 1	V
Output voltage	Vout	-0.3 ~ V _{DD} +0.5	Note 1	V
Input current / terminal	lout	-30 ~ +30		mA
Storage temperature	Tstg	-65 ~ +150		°C

Note 1: All signal terminals except "VDD" and "GND" can be connected up to +7.0V.

10.2 Recommended operating conditions

Item	Symbol	Rating		Unit
Power supply voltage	V _{DD}	+3.0 ~ +3.6		V
Input voltage	VIN	-0.3 ~ V _{DD} +0.3	Note 1	V
Storage temperature	Ta	-40 ~ +85		°C

Note 1: All signal terminals except "VDD" and "GND" can be connected up to +5.8V.

10.3 DC characteristics

Item	Symbol	Condition	Min.	Max.	Unit	
Our terret		CLK = 80 MHz	-	67		
Current consumption	Idd	CLK = 40 MHz	-	47	MA	
Terminal capacitance			-	10	pF	
	L.a.	V _{IH} = V _{DD} *3,*4, *5	-	1		
	IHI	V _{IH} = 5.5 V *3,*4	-	30	μΑ	
L level input current	Iц	V _{IL} = 0.0 V	-1	-	μA	
H level input voltage	Vін	*2, *3, *4, *5	2.0	5.8	V	
L level input voltage	VIL	*2, *3, *4, *5	-0.3	0.8	V	
Rising input threshold voltage	V _{T2+}	*1	1.1	2.4	V	
Rising input threshold voltage	V _{T2-}	*1	0.6	1.8	V	
Hysteresis voltage	V _{H2}	*1	0.1	-	V	
	Rup	*3,*4	20	120	K-ohm	
Internal pull up resistance		*5	40	240		
Internal pull down resistance	Rdwn	*2	20	120	K-ohm	
	Іон	$V_{OH} = V_{DD} - 0.4 V$ *6	-6	-	mA	
H level output current		V _{OH} = V _{DD} - 0.4 V *4,*5	-12	-		
		V _{OL} = 0.4 V *6	-	6		
L level output current	TOL	V _{OL} = 0.4 V *4,*5	-	12	mA	
		IOH6 m/ *6	V _{DD} –			
H level output voltage	Vou	1011 = -0 111A 0	0.4	-	V	
	V OH	lou = −12 mA *4 *5	V _{DD} –		v	
		10H = 12 MA 4, 3	0.4	-		
	Vo	I _{OL} =6 mA *6	-	0.4	V	
	V OL	I _{OL} =12 mA *4,*5	-	0.4	v	
Off-state leakage current	loz	*6	-1	1	μA	

Characteristics varies depends on terminals.

*1	SI,CLK
*2	ROME,SOEI,BRK
*3	DN0, DN1, DN2, DN5 / ROMI, GRP0, GRP1, GRP2, DNSM, EA, EB, EZ, PA, PB, PCS, LTC, CLR, INP, EMG, +EL, -EL, SD, ORG, ALM, ELL, TUD, TMD, CKSL, SPD0, SPD1, RST
*4	STA, STP, P0, P1, P2, P3, P4 / SIFC, P5 / SIFS, P6 / SIFI, P7/SIFO
*5	DN3 / ROMC, DN4 / ROMO
*6	DNSO / ROMNS, SOEL, SOEH, SO, ERC, OUT, DIR, CP1, CP2, CP3, BSY / PH1, FUP / PH2,
*6	FDW / PH3, MVC / PH4, MSEL, MRER, TOUT

10.4 AC characteristics

10.4.1 Reference clock



1) When setting CKSL = L level (40MHz)

		7		
Item	Symbol	Min.	Max.	Unit
Frequency	fclк	-	40	MHz
Cycle	Тськ	25	-	ns
H level	Тсікн	10	15	ns
duration				
L level	TCLKL	10	15	ns
duration				

2) When setting CKSL = H level (80MHz)

Item	Symbol	Min.	Max.	Unit
Frequency	fськ	-	80	MHz
Cycle	Тськ	12.5	-	ns
H level	Тсікн	-	-	ns
duration				
L level	TCLKL	-	-	ns
duration				

10.4.2 Reset timing



1) When setting CKSL = L level (40MHz)

Item	Symbol	Min.	Max.	Unit
Reset length	Twrsti	10	-	Clock
Delay time	TDRST	-	10	Clock

1) When setting CKSL = H level (80MHz)

Item	Symbol	Min.	Max.	Unit
Reset length	Twrsti	20	-	Clock
Delay time	TDRST	-	20	Clock

Note 1: The G9103C is ready to be used after the internal reset goes L level.

Note 2: While RST = L level, reset processing is made. During reset, please input at least 10 cycle of CLK signal when CKSL = L level. When CKSL = H level, input at least 20 cycle of CLK signal.

10.4.3 Serial I/F Access

10.4.3.1 Access from external CPU to G9103C





[Latter part of Read cycle]



Access method of 4-wire serial interface is raising latch in mode 0 or mode 3. While CS = H, fix to SCK = L level (in mode 1) or SCK = H level (in mode 3).

ltem	Symbol	Condition	Min	Max	Unit
Serial clock frequency	-	C∟=40pF	-	2.5	MHz
Serial clock cycle	Tc	C∟=40pF	400	-	ns
Serial clock High pulse width	Тсн	-	160	-	ns
Serial clock Low pulse width	Tc∟	-	200	-	ns
CS active set up	TSLCH	-	10	-	ns
CS deselect time	TSHSL	-	60	-	ns
CS active hold time	Тснѕн	-	35	-	ns
Data setup time	Толсн	-	0	-	ns
Data hold time	Тснох	-	35	-	ns
Output disable time for CS ↑	Tshqz	C∟=40pF	-	41	ns
Output delay time	TCLQV	C∟=40pF	-	87	ns

10.4.3.2 Access from G9103C to EEPROM

[Write cycle, early part of Read cycle]



[Latter part of Read cycle]



Access method of 4-wire serial interface is raising latch in mode 0 or mode 3. While CS = H, fix to SCK = L level (in mode 1) or SCK = H level (in mode 3).

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Serial clock frequency	-	C∟= 40pF	-	2.5	-	MHz
Serial clock cycle	Tc	C∟= 40pF	-	16 Тськ	-	ns
Serial clock High pulse width	Тсн	C∟= 40pF	-	8Tclk	-	ns
Serial clock Low pulse width	Tc∟	C∟= 40pF	-	8T _{CLK}	-	ns
Signal output start time for CS \downarrow	Tsgd	C∟= 40pF	-	6Tclk	-	ns
Serial clock delay time for CS \downarrow	TSCD	C∟= 40pF	-	9Тськ	-	ns
CS deselect time	TSHSL	C∟= 40pF	-	128T _{CLK}	-	ns
CS delay time for SCK ↑	TCSD	C∟= 40pF	-	7T _{CLK}	-	ns
Output delay time	TCLQV	C∟= 40pF	-	-	10	ns
Output disable time for CS ↑	Тsнqz	C∟= 40pF	-	-	238	ns
Serial clock disable time for CS ↑	Тѕскг	C∟= 40pF	-	-	238	ns
Data setup time	Тоусн	-	27	-	-	ns
Data hold time	Тснох	-	0	-	-	ns

T_{CLK} shows one cycle (25 ns) of internal CLK signal 40 MHz.

10.5 Operation timing

	ltem	Symbol	Condition	Min.	Max.	Unit	
RST s	ignal width	-	Note 1	10Тсік (20Тсік)	-	ns	
CLR s	ignal width	-	-	4T _{CLK}	-	ns	
EA and (Two-p	d EB signal width oulse)	T _{EAB}	Note 2	2Тсік (6Тсік)	-	ns	
EA an phase	d EB signal (90 degree)	T_{EW}	Note 2	4Т _{ІСК} (6Т _{СLК})		ns	
EA, EI (90 de	B signal width gree)	T _{EAB}	-	2T _{CLK}	-	ns	
EZ sig	nal width	-	Note 2	2T _{CLK} (6T _{CLK})	-	ns	
PA, PE pulses	B signal width (2	Трав	Note 3	2Тсік (6Тсік)	-	ns	
PA, PE (90 de	3 signal phase gree)	T _{PW}	Note 3	4Т _{СLК} (6Т _{СLК})	-	ns	
PA, PE degree	3 signal width (90 e)	TPAW	-	2T _{CLK}	-	ns	
ALM s	ignal width	-	Note 4	4T _{CLK} (160T _{CLK})	-	ns	
INP si	gnal width	-	Note 4	4T _{CLK} (160T _{CLK})	-	ns	
			RENV1 bits 14~12 = 000b	254 х 2Т _{СLК}	255 х 2Т _{СLК}		
			RENV1 bits 14~12 = 001b	254 х 16T _{CLK}	255 х 16T _{CLK}		
		width -	RENV1 bits 14~12 = 010b	254 х 64Тськ	255 x 64Tськ		
			RENV1 bits 14~12 = 011b	254 x 256T _{CLK}	255 x 256Т _{СLК}		
FRCs	signal width		$RENV1$ bits $14 \sim 12 = 100b$	254 x 2048Tclk	255 x 2048Tcik	ns	
	-growth and a		RENV1 bits 14~12 = 101b	254 x 8192 _{CLK}	255 x 8192T _{CLK}		
			RENV1 bits 14~12 = 111b	254 х 16384Т _{СLК}	255 х 16384Т _{СLК}	•	
				LEVEL output	-		
+EL, -	-EL signal width	-	Note 4	4Tclк(160Tclк)	-	ns	
SD sig	nal width	-	Note 4	4T _{CLK} (160T _{CLK})	-	ns	
ORG s	signal width	-	Note 4	4Tclк(160Tclк)	-	ns	
PCS s	ignal width	-	-	4 Т _{ІСК}	-	ns	
LTC si	ignal width	-	-	4 Т _{ІСК}	-	ns	
OT A	Output signal width	-	-	16 Тіск	-	ns	
514	Input signal width	-	-	10 Т _{ІСК}	-	ns	
отр	Output signal width	-	-	16 Тіск	-	ns	
51P	Input signal width	-	-	10 Т _{ІСК}	-	ns	
BSY s	ignal ON delay	T _{SOEBSY}	-		-12 Т _{СLК}	ns	
time		TSTABSY	-		14 T _{CLK}	ns	
		TSOEPLS	-		8 Tclk	ns	
Start c	ielay time	TSTAPLS	-		34 Т ськ	ns	
General-purpose output terminal delay		TSOEPRT	-		-26T _{CLK}	ns	

"T_{CLK}" shows one cycle (25 ns) of the internal clock 40 MHz. While clock synchronization for motor control, a ±25ns error occurs.

Note 1: During RST = L level, reset process will be made. During reset processing, input more than 10 clocks of CLK signal when CKSL=L level. When CKSL = H, input more than 20 clocks of CLK signals.

Note 2: If input filter is enabled (RENV2.EINF = 0), Minimum time = $6T_{CLK}$.

Note 3: If input filter is enabled (RENV2.PINF = 0), Minimum time = $6T_{CLK}$.

Note 4: If input filter is enabled (RENV1.FLTR = 0), Minimum time = 160T_{CLK}.

1) When EA and EB signals are in Two-pulse mode





ΡВ



7) Output change timing of general output terminals



11. Connection example

11.1 G9103C, line transceiver, and pulse transformer

Use RS-485 line transceivers and pulse transformers (1000 μ H or equivalent) to make serial communication connections.

Connect a line transceiver as shown below.

Connect a termination resistor (which matches cable impedance) at both ends of the transmission line. A termination resistor can be either at front or rear of a pulse transformer. The same effect will be obtained at either position.

Because SO, SI, SOEH, SOEL terminals have 5 V tolerant feature, they can be connected with TTL level 5V line transceiver directly.

(1) Circuit example for a single local LSI



(2) Circuit example for multiple local LSIs (When a continuous device number setting is used.)



- Note 1: When connecting the serial lines to line transceivers, make the path as short and straight as possible. Running these lines on a PC board complexly could deteriorate communication performance.
- Note 2: Pull down resistors to GND should be 5 ~ 10 k-ohms.
- Note 3: When a continuous device number is set by DNSO signal, at least 50 µs interval is needed to fix the next device number.

11.2 Complete configuration

We recommend a configuration with the center LSI (G9001A) at one end of the line and the local LSIs at the other end, as shown below.

If you want to place the center LSI in the middle of the system, use two communication lines so that the center LSI is effectively at the end of each line.

However, when you use synchronizing function with other axes, connect all LSIs synchronized in one communication line.



12. Recommended environment

Shown below are the results of our experimental communication and the environment used for the experiment.

Conditions					Results	
Communication	Number of	Cable	Terminating	Pulse	I/F-IC	Max length
rate	local LSIs	used	resistor	transformer	1/1 10	Max. length
20 Mbps	32	CAT5	100 ohm	1000 µH	RS485	100 m
20 Mbps	64	CAT5	100 ohm	1000 µH	RS485	50 m
10 Mbps	64	CAT6	100 ohm	1000 µH	RS485	100 m

Please refer these when you design your system.

Note: In the figures above, the maximum length figures are results from ideal conditions in a laboratory. In actual use, the results may not be the same.

12.1 Cable

Commercially available LAN cables were used.

CAT5: Category 5

CAT6: Category 6

We used these LAN cables because they are high quality, inexpensive, and easy availability. Lower quality cables (such as cheap instrumentation cables) may significantly reduce the effective total length of the line. LAN cables normally consist of several pairs of wires. Make sure to use wires from the same pair for one set of communication lines.

Even in the same category and rating, performance of each cable may be different according to manufacturers. Always use the higher quality cables.

12.2 Terminating resistor

Select resistors that match with the impedance of the cable used.

A 100-ohm resistor is commonly used. Therefore, we used terminating resistors with this value. Adjusting this resistor value may improve transmission line quality.

<u>12.3 Pulse transformer</u>

We recommend using a pulse transformer, in order to isolate GND of each local LSI.

By isolating GNDs, the system will have greater resistance to electrical noise. If pulse transformers are not used, the transmission distance may be shorter.

We used 1000 μH transformers in our experiments.

<u>12.4 I/F -IC</u>

We selected I/F-chips with specifications better than RS485 standard.

In our experiment, we used 5 V line transceivers. When you connect 3.3 V IC to 5 V line transceivers, level shifters are needed to make the connections. (To use G9103C, do not need level shifters.)

12.5 Parts used in our experiments

Show below is a list of the parts used in the interface circuits of our experiments. This list is only for your reference because other parts can be used.

Parts	Manufacturer	Model name
CAT5	Oki Wire Co., Ltd.	F-DTI-C5 (SLA)
CAT6	Oki Wire Co., Ltd.	DTI-C6X
Pulse transformer	JPC Co., Ltd.	NPT102F,
		NPT102G
Line transceiver	TEXAS INSTRUMENTS	SN75LBC180AP

Note. Please check specifications with manufactures' latest information.

12.6 Other precautions

- Cables

When you are planning long distance transmission, cable quality will be the most important cause. Specialized cables designed for use as field busses, such as CC-Link and LONWORKS, have guaranteed quality.

- Pulse transformers

The pulse transformers should handle 20 Mbps (10 MHz) without becoming saturated for a certain amount of time. The transformer's inductance is also important.

Since up to 64 pulse transformers may be connected, that should be considered for selection. We used 1000 μ H transformers in our experiments. If there is a product that satisfies necessary response capacity and has bigger value, the product is worth being tried to use.

- Line transceivers

We used TEXAS Instruments ICs for our experiments. Other possibilities are available from MAXIM and LINEAR TECHNOLOGY, who offer very high performance transceivers.

- Connectors

Connectors should match cable characteristics. If using LAN cables, there are modular type connecters.

- Cable connections

Do not connect one cable to another cable (using connectors etc.). In a multi-drop system, the number of cables increases as the number of local LSIs increase. However, connecting a cable just to extend the line should be avoided.

- Processing of excess cable

If a cable is too long, cut the excess length of cable if possible. (Minimum 0.6 m) Unneeded cable length may restrict the line overall usable length, and may introduce electrical noise.

- Circuit board

Create circuit board with 4 or more layers including VDD and GND layers to prevent noise.

13. Software example

This chapter outlines software for a center LSI using flow charts.

In the flow charts, required variables are used for convenience. The following address map and status command is an example of the center LSI. For details, see the manual for the center LSI.

13.1 Environment and precautions used for the descriptions

The descriptions below assume the following system as a target.

-CPU mode of a center LSI is I/F mode 3.

-16-bit data bus

-The circuit around a center LSI is properly connected.

-Power used for local LSIs has already applied.

-Connection to a serial line and termination process are appropriate.

13.2 Commands used

We will use the following two commands to access the address map in the center LSI.

1) Write command to the center LSI

Outpw (Address, Data)				
Address	Value corresponding to the address map in the center LSI			
	The lowest bit is fixed to 0.			
Data	Write data (16 bits)			
Return value	None			

2) Read command from the center LSI

Inpw (Address	5)
Address	Value corresponding to the address map in the center LSI
	The lowest bit is fixed to 0.
Return value	Read data (16 bits)

13.3 Center LSI address map

For details, see the user's manual for the center LSI.

Interface mode: I/F mode 3

A8 ~	A1	Writing	Reading
0.0000.000	000h	Command	Status
0 0000 000	0000	Bits 15 ~ 0	Bits 15 ~ 0
0.0000.001	0026	Disabled	Interrupt status
0 0000 001	002h		Bits 15 ~ 0
0.0000.010	00.4h	Input buffer	Output buffer
0 0000 010	004h	Bits 15 ~ 0	Bits 15 ~ 0
0.0000.014	0.000	Data transmission FIFO	Data reception FIFO
0 0000 011	0060	Bits 15 ~ 0	Bits 15 ~ 8
0 0000 100	008h	Not defined (EG words)	Net defined (FC words)
	1	(Apy data written here will be ignored)	(Alwaya road as 00b.)
0 0111 011	076h	(Any data written here will be ignored.)	(Always lead as 0011.)
0.0111.100	079h	Device information	Device information
00111100	07011	(Device No.1, No.0)	(Device No.1, 0)
I	I	I	
0 4 0 4 4 0 4 4		Device information	Device information
0 1011 011	OBOU	(Device No.63, No.62)	(Device No.63, 62)
0 1011 100		Cyclic communication error flags	Cyclic communication error flags
0 1011 100	OBSU	(Device No.15 ~ 0)	(Device No.15 ~ 0)
	I		
		Cyclic communication error flags	Cyclic communication error flags
0 1011 111	0BEh	(Device No 62 48)	(Device No 62 48)
		(Device N0.05 ~ 46)	(Device No.05 ~ 40)
0 1100 000	0C0h	(Device No $3 = No 0$)	(Device No.3 0)
	1		
0 1101 111	0DEh	Input change interrupt settings	Input change interrupt settings
		(Device No.63 ~ 60)	(Device No.63 ~ 60)
0 1110 000	0E0h	Input change interrupt flags	Input change interrupt flags
I	1	Ι	
		Input change interrupt flags	Input change interrupt flags
0 1111 111	0FEh	(Device No.63 \sim 60)	(Device No.63 \sim 60)
		Port data No.1, No.0	Port data No. 0.1
1 0000 000	100h	(Device No.0 - Port 0, 1)	(Device No.0 - Port 1. 0)
		Port data No.3. 2	Port data No. 3. 2
1 0000 001	102h	(Device No.0 - Port 3, 2)	(Device No.0 - Port 3, 2)
			+
1 1111 110	1ECh	Port data No. 253, 252	Port data No. 253, 252
		(Device No.63 - Port 1, 0)	(Device No.63 - Port 1, 0)
1 1111 111	1556	Port data No.255, 254	Port data No. 255, 254
		(Device No.63 - Port 3, 2)	(Device No.63 - Port 3, 2)

Note: The hexadecimal notation for the addresses above are written with the assumption that A0 = 0.

13.4 Center LSI status

For details, see the user's manual for the center LSI.



Bit	Symbol	Description
		Becomes 1 when ready for data to be written to the transmission FIFO buffer.
		When the system communication or data communication is complete and the next
0	CEND	data can be sent to the transmission FIFO buffer, this bit becomes 1 and the center
		LSI outputs an interrupt request signal.
		The way to reset this bit varies on the setting of RENV0.MCLR bit.
		When the center LSI receives a break frame, this bit becomes 1 and an interrupt
1	BRKF	request signal is output. The way to reset this bit varies on the setting of
		RENV0.MCLR bit.
		Becomes 1 when the status of any input port that had set "input change interrupt
2	IOPC	setting" changed to 1. Then, the center LSI outputs an interrupt request signal. This
		signal is an OR of 256-bit "input port change interrupt flag".
		When all the bits return to 0, this bit returns to 0.
		Becomes 1 when a cyclic communication (I/O communication) error occurs. Then, the
3	EIOE	center LSI then outputs an interrupt request signal.
	_	This signal is an OR of 64 bit "I/O communication error flag".
		When all the bits return to 0, this bit returns to 0.
	FDTE	Becomes 1 when a data or system communication error occurs. Then, the center LSI
4	EDIE	outputs an interrupt request signal.
		The way to reset this bit varies on the setting of RENVO.MCLR bit. Note I
		Becomes 1 when a "local LSI reception processing error" occurs. Then, the center LSI
		Outputs an interrupt request signal.
5	ERAE	Once the status of this bit is read, it returns to 0.
		Then, the device number and details where the reception processing error occurred
		can be checked by reading interrupt status.
		A CPU access error occurred
		When there is a problem accessing to a CPU such as a data sending command being
		written when there is no data to send this bit becomes 1. Then, the center I SI
6	CAER	outputs an interrupt signal request
		Once the status of this bit is read, it returns to 0
		The details of the error can be checked by reading the interrupt status.
7	(Not defined)	Always 0.
	(When there is unsent output port data, this bit becomes 1.
		If data is written to the output port area, this bit becomes 1. When cyclic
8	REF	communication (I/O communication) to all the ports has completed, this bit returns to
		0.
		When there is data to send in the transmission FIFO, this bit becomes 1.
9	TDBB	After data is written to the transmission FIFO, this bit becomes 1. Once a data sending
		command or a transmission FIFO reset command is written, this bit returns to 0.
		When data has been received in the reception FIFO, this bit becomes 1.
10	RDBB	When receiving data from a local LSI, this bit becomes 1. After a CPU has read all of
		the data received, this bit returns to 0.
11	(Not defined)	Always 0.
12	SBSY	Becomes 1 when cyclic communication (I/O communication) starts.
13	RBSY	During reset, this bit becomes 1.
14	DBSY	During system communication or data communication, this bit becomes 1.
15	(Not defined)	Always 0.

Note 1: The device number of a local LSI that an error has occurred can be checked by an interrupt status.
13.5 Center LSI Interrupt status

For details, see the user's manual for a center LSI.



Bit	Symbol	Description
5 ~ 0	EDN	Contains the device number of the device with an EDTE = 1 or ERAE = 1 (error from receiving I/O data that is different from PMD setting). These details are stored until an error occurs next time.
6	(Not defined)	Always 0.
7	LNRV	When a local LSI is not receiving data, this bit is 1. When the data communication or system communication terminates with an error (EDTE = 1) (only when receiving attribute information), and if a local LSI cannot receive data from the center LSI, this bit becomes 1. When the local LSI has received the data, this bit returns to 0. This value is stored until an error occurs next time.
11 ~ 8	ERA	 These are identification codes for received data processing errors on a local LSI. The code is stored until an error occurs next time. 0001: Received I/O data that is different from the PMD settings. 0010: When an I/O device receives a data communication frame. 0011: Frames larger than the receiving buffer capacity is received in data communication.
15 ~ 12	CAE	 These are access error codes from a CPU. The code is stored until an error occurs next time. 0001: When no local LSIs are used a cyclic communication (I/O communication) start command is written. 0010: Try to write data with a start sending command without any data to send. 0011: While DBSY = 1, a LSI tries to do one of the followings: (1) Reading or writing to the transmission or receiving FIFO. (2) Wrote a system start command or a data communication start command. 0100: Tried to send data to device number of a LSI that is not is in use.

13.6 Center LSI command

For details, see the user's manual for the center LSI.



Note1: Write to 8-bit CPU I/F (IF0 = H level, IF1 = H level) in the following order: COMB0 then COMB1.

Note2: # symbol bit: The upper bits of the device number should be set in order, starting from the left end of the # bits.

& symbol bit: When the port is 0 or 1, set the bit to 0. When the port is 2 or 3, set the bit to 1. x symbol bit: Either 0 or 1 may be used.

13.6.1. Operation command

Command	Description						
0000 0000 0000 0000	NOP						
(0000h)	Disabled command.						
0000 0001 0000 0000	Resets by software.						
(0100h)	Resets a center LSI. This is the same function as RST signal input.						
0000 0010 0000 0000	Resets the transmission FIFO.						
(0200h)	Resets only the data transmission FIFO.						
0000 0011 0000 0000	Resets the receiving FIFO.						
(0300h)	Resets only the data receiving FIFO.						
0000 0100 \$\$\$ 00\$\$	Command to reset INT system status.						
(04xxh)	\$ bits (bits 6, 5, 4, 1, 0) of this command corresponds to the followings.						
	7 6 5 4 3 2 1 0						
	0 CAER ERAE EDTE 0 0 BRKF CEND						
	By setting each bit to 1, correspondent status is reset.						
	However, when RENV0.MCLR = 0, this command is disabled.						
0000 0110 0000 0000	Command to clear an error counter						
(0600h)	Reset error count register to 0.						
0000 0110 0001 0000	Break communication command.						
(0610h)	When turning off automatic break function by setting RENV0.BKOF = 1, you can						
	perform break communication at arbitrary timing by this command.						
0001 0000 0000 0000	System communication to all local LSIs.						
(1000h)	Polls all of the local LSIs (device No. $0 \sim 63$) one by one, and refreshes the						
	"device information" areas that correspond to each device number.						
	The "device information" contains the following:						
	- Device in use: 0 when no response, and 1 when a response is returned.						
	 Device type: Refreshes to 1 when it is a LSI that can perform data 						
	communication.						
	- I/O setting information						
0001 0001 0000 0000	System communication to all local LSIs that are excluded from cyclic						
(1100h)	communication.						
	The center LSI polls all the local LSIs whose device-in-use bit is set to 0, one by						
	one, and refreshes the "device information" areas that correspond to each device						
	number.						
	The details refreshed are the same as by writing a command 1000h.						
	System communication to specified local LSIs.						
(1200h ~ 123Fh)	Device information area of the local LSIs specified with ####### is revised. The						
	details refreshed are the same as by writing a command 1000h.						

Command	Description
0001 0011 00## ####	Obtain attribute information for the specified devices.
(1300h ~ 133Fh)	Attribute information of the local LSIs specified with ###### is copied to the Data
· · · · ·	reception FIFO. "Device information" area does not change. The details of the
	Data reception FIFO is as follows.
	Bits $4 \sim 0$: (Number of bytes for the longest piece of data) / $8 - 1$
	Bits 7 ~ 5: Not used (not defined)
	Bits 15 ~ 8: Device type code
	(I/O device: 01h, Data device: 81h)
	Bits 18 ~ 16: Set an I/O port (PMD terminal information when I/O device is
	selected)
	Bit 19: Always 0
	Bits 31 ~ 20: Type of data device (G9003: 000h, G9004A: 001h,
	G9103A:002h,G9103B: 002h, G9103C:002h)
	Broadcast communication
(2000n ~ 270Cn)	Send "cccc cccc" command to the groups specified by "ggg" all at once.
	Set the group number on GRPU ~ GRP2 terminals or REINV2.GN bit for G91030.
	All 0 ~ 7 groups are intended for ggg=000b
	Command (CCCC CCCC)
	0000 0001. Statt (STA Signal substitute input command to multiple axes)
	0000 0010. Stop (STF Signal Substitute input command to multiple axes)
	(FMG signal substitute input command to multiple axes)
	0000 0100. Reset local LSIs (SRST command to multiple axes)
	0000 0101: Latch counter (LTCH command to multiple axes)
	0000 0110: Stop immediately (STOP command to multiple axes)
	0000 0111: Decelerate and stop (SDSTP command to multiple axes)
	0000 1000: Change to FL speed immediately
	(FCHGL command to multiple axes)
	0000 1001: Change to FH speed immediately
	(FCHGH command to multiple axes)
	0000 1010: Decelerate to FL speed (FSCHL command to multiple axes)
	0000 1011: Accelerate to FH speed (FSCHH command to multiple axes)
	0000 1100: Copy pre-register for operation to register (speed change, etc.)
	(PRESHF command to multiple axes.)
0011 0000 0000 0000	Start cyclic communication
(3000n)	Start cyclic communication with devices that have a 1 in the "device-in-use" bit in
2011 0001 0000 0000	the "device information".
0011 0001 0000 0000 (2100h)	Stop cyclic communication.
	Stop the current I/O communication.
0100 0000 00## #### (4000b 402Eb)	Data communication.
(400011 ~ 403F11)	Sends data in the transmission FIFO to the devices specified with ######. The
0100 0001 0000 0000	Cancel data communication
(4100h)	Halts the data communication and resets the transmission FIFO
(+1001)	

Indirect access commands are used when the CPU can not directly access to the address maps of 512 bytes that are required from the center LSI.

You can use these commands to access to the center LSI only within the range of 8 bytes.

Command	Description						
0101 0000 0### ##xx	Write to the "D	evice information	area.				
(5000h ~ 507Fh)	The contents of	of the I/O buffer ar	e written into a	word in the d	evice information area.		
· · · · · · · · · · · · · · · · · · ·	As an example	e, the relationship	between the I/C	buffer detail	s and the device		
	information are	ea are listed belov	V.				
	Command	I/O buffer	Address	Local No.			
	5000h	Bits 7 ~ 0	078h	0			
		Bits 15 ~ 8	079h	1			
	5004h	Bits 7 ~ 0	07Ah	2			
		Bits 15 ~ 8	07Bh	3			
	5008h	Bits 7 ~ 0	07Ch	4			
		Bits 15 ~ 8	07Dh	5			
	500Ch	Bits 7 ~ 0	07Eh	6			
		Bits 15 ~ 8	07Fh	7			
		L	ł		-		
		<u> </u>	<i>c</i> i "				
0101 0001 0##x xxxx	Write to the "I/	O communication	error flag" area.				
(5100n ~ 517Fn)		of the I/O buffer an	e written into a v	word in this a	irea.		
(5200h)		iput change interr	upt setting area	l. Wardin this a			
(52001 ~ 527FII)	Mrite to the "in	Di the I/O builer ar	e whiten into a v	word in this a	llea.		
(5200b 527Eb)	The contents of	f the I/O buffer or	upi llag alea.	word in this o			
(550011 ~ 557F11)	Murite to the "r			word in this a	llea.		
(F400h F47Th)	The contents	ort data area.	a written into a v	word in this o			
(5400fl ~ 547Ffl)	The contents of	ine i/O builer ar		word in this a	llea.		
0110 0000 0### ##XX (6000b 607Eb)	The contents of	Read the "device information" area.					
(800011 ~ 807F11)	Deed the "I/O	I ne contents of the word in this area are copied to the I/O buffer.					
(6100b 617Eb)	Read the "I/O communication error flag" area.						
(810011 ~ 817F11)	I ne contents of the word in this area are copied to the I/O buffer.						
(6200b 627Eb)	Read the "input change interrupt setting" area.						
$(020011 \sim 027F11)$	The contents of the word in this area are copied to the I/O buffer.						
(6200b 627Eb)	Read the input change interrupt flag area.						
0110 0100 0### ###8	Pood the "port	data" area	area are copieu		IIICI.		
$(6400h \sim 647Fh)$	The contents of	of the word in this	area are conied	to the I/O bu	Iffer		

Command	Description
0101 0101 0000 0000 (5500h)	RENV0 register write command When CPU sets data to input/output buffer and this command is written, the content of the input/output buffer is copied to RENV0 register.
0110 0101 0000 0000 (6500h)	RENV0 register read command When this command is written, a value of the RENV0 register is copied to input/output buffer.
0110 0101 0000 0001 (6501h)	Error counter read command When this command is written, a value of error counter is copied to input/output buffer.
0110 0101 0000 0010 (6502h)	Cycle time register read command When this command is written, a register value of cycle time register is copied to input/output buffer.
0110 0101 0000 0011 (6503h)	Recipient address register read command When this command is written, a register value of register for receiving address is copied to input/output buffer.
0110 0101 0000 0100 (6504h)	Version information register read command When this command is written, a register value of register for version information is copied to input/output buffer.

Note: The above registers are not allocated on the address map. Therefore, please access by using the above commands.

13.7 Center LSI registers

13.7.1 Environmental register (RENV0)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	MCLR	BKOF	0	MCSE	MERE	MEDE	MEIE	MOP	MBRK	MCED

Bit	Bit name	Description
0	MCED	1: Masks CEND interrupt. (Status changes.)
1	MBRK	1: Masks BRKF interrupt. (Status changes.)
2	MIOP	1: Masks IOPC interrupt. (Status changes.)
3	MEIE	1: Masks EIOE interrupt. (Status changes.)
4	MEDE	1: Masks EDTE interrupt. (Status changes.)
5	MERE	1: Masks ERAE interrupt. (Status changes.)
6	MCSE	1: Masks CAER interrupt. (Status changes.)
7	-	Set always "0".
8	BKOF	0: Confirm a break request at a certain time intervals (250ms at 20Mbps.) 1: Turn off automatic break function.
9	MCLR	 Select the way to clear the following status bits. CEND, BRKF, EDTE, ERAE, CAER 0: These status bits are reset by reading status. (default) 1: These status bits are not reset by reading status. These status bits are reset by reset command (04xxh) of interrupt status.
15 ~ 10	-	Always "0".

13.7.2 Error count register (RERCNT)

This is a 16-bit register for error counter. It is a read-only register.

This register counts total number of communication errors such as no response and CRC errors.

When error counts exceed more than 65534 times, the counter stops at 65535.

To clear the counter, issue an error counter clear command (0600h).

Please note that the G9001A counts no response to system communication as an error. (Not-response to system communication is not handled as an error, basically.)

All bits are 0 after reset.

13.7.3 Cycle time register (RSYCNT)

This is a 16-bit register for measuring cycle time.

It counts the time when MSYN signal keeps change in µs. It is a read-only register.

It always counts them, and you can refer a count before the last MSYN signal changes.

The upper limit of the count is 65535 (approximate 65.5 ms). The width of the MSYN signals more than the limit cannot be measured.

Read timing				
MSYN		<>	7	
A value the unit	of this int µs can be	erval counted by e read.		

13.7.4 Receiving address register (RDJADD)

This register retains the device number of a local LSI that has received normal data communication finally. This is read-only register.

All bits are 0 after reset.



Device number of a local LSI.

13.7.5 Version information register (RVER)

You can check the version information of a center LSI. This is read-only register. This register is always the following value (0001h).

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

This register is used to distinguish between G9001 and G9001A by software.

The process is as follows.

1. Write "0000h" to I/O buffer.

2. Issue Read command (6504h) of RVER register.

3. If data that is read from I/O buffer is "0000h", G9001 is used. If the data is "0001h", G9001A is used.

13.8.1 Start of the simplest cyclic communication

The simplest example is to issue a system communication command, let the center LSI automatically collect data from the local LSIs, and then start cyclic communication.



13.8.2 Communication with port data area

This section describes how to get data I/O port information on the I/O device (G9002A), and a status of a data device (G9103C).

Assume that the local LSIs to be used are as follows:

The example of the G9103C is one of only read status.

LSI type	Item to configure	Configuration data	Output data
G9002A	Device number	2	-
	Port 0	Input	-
	Port 1	Output	12h
	Port 2	Output	34h
	Port 3	Output	56h
G9103C	Device number	5	

Note: The port area configuration of the G9103C is always as follows (always fixed).

Port No.	Mode	Description
Port 0	Input	Main status (MSTSB0) lower 8 bits
Port 1	Input	Main status (MSTSB1) upper 8 bits
Port 2	Input	Input value from the general-purpose I/O terminal (IOPIB)
Port 3	Output	Output value to the general-purpose I/O terminal (IOPIB)

When whole address map can be used



- Send the system communication command for all of the local LSIs.
- Read status.
- Wait for completion of the system communication. Until the system communication has been completed, operation can not shift to the next one. This process can also wait an interrupt.
- Start cyclic communication.

13.8.3 Data communication

13.8.3.1 Write register.

The data communication example below shows data being placed in a register that is integrated in the G9103C.

Assume that the local LSIs to be used are as follows. Write "00123456h" in "PRMV" register of the G9103C.





A data communication command is determined as follows:



Specify device number in these bits.

13.8.3.2 Read registers.

Assume that the local LSIs to be used are as follows. Read a "RMV" register value.



as the CEND bit.

13.8.3.3 Starting operation mode

As an example of data communication, the following shows an example to set various register of G9103C and start pulse output.

The data that is specified to G9103C is as follows. (This is a simple data to output pulses.)

Register name	Set value	Command	Remarks
RFL	00000100h	0091h	
RFH	00000200h	0092h	
RMG	00C7h	0095h	Multiplication rate = 1



14. External dimensions

80-pin, LQFP, Unit: mm



15. Designing Precautions

The following precautions are described in context. The precautions need attentions especially are shown below again.

15.1 Precautions for hardware design

 All signal terminals have TTL level (5V) interface and can be connected to 3.3 V-CMOS, TTL, and LVTTL devices. However, even if the output terminals are pulled up to 5V, more than 3.3V is not realized. Input terminals with 5V interface are not equipped with an over voltage prevention diode for the 3.3 V lines. If over voltage may be applied due to a reflection, ringing, or to inductive noise, we recommend inserting a diode to protect against over voltage.

15.2 Precautions for software design

- 1) When setting multiple registers at once in one communication, set three-words per register.
- Please set operation complete timing to "When output cycle is complete (RMD.METM = 0)" if the next operation starts automatically using the pre-register. If you select "When pulse width is complete (RMD.METM = 1)", the interval between the last pulse and the initial pulse of the next operation become narrow (750ns).
- 3) When interpolation operation block is executed continuously, the start timing between each block on each G9103C is not synchronized. Each G9103C controls the start timing on the assumption that operation times of each G9103C the same. Therefore, interpolation operation cannot be used with the functions that operation time is different among G9103Cs such as backlash correction, vibration restriction function, direction change timer, and delay by INP signal input.
- 4) Make sure to use the clock synchronizing function for motor control in the system for interpolation operation. A center LSI has two terminals SIA and SIB as serial input terminals and the communication line can be separated into two lines. However, G9103C of the interpolated axis should not be separate into two lines. Be sure to set RSYN register of a clock master LSI first. For other G9103s, any order is available.
- 5) If you use a sensor substitute function by I/O device, make sure to specify a value other than zero in RSYN2.SWME bit and set to operate error stop when communication cannot be monitored.

15.3 Mechanical precautions

If the processing when EL signal (+EL signal in (+) direction and -EL signal in (-) direction) turns ON is to decelerate and stop (RENV1.ELM = 1), mechanical allowance is needed because a motor stops after a mechanical position passes over EL position.

16. Handling Precautions

16.1 Design precautions

- 1) Never exceed the absolute maximum ratings, even for a very short time.
- 2) Take precautions against the influence of heat in the environment, and keep the temperature around the LSI as cool as possible.
- 3) Please note that ignoring the following may result in latching up and may cause overheating and smoke.
 - Do not apply a voltage greater than +5.5 V to the input terminals and do not pull them below GND.
 - Make sure you consider the input timing when power is applied.
 - Be careful not to introduce external noise into the LSI.
 - Hold the unused input terminals to +3.3 V or GND level.
 - Do not short-circuit the outputs.
 - Protect the LSI from inductive pulses caused by electrical sources that generate large voltage surges, and take appropriate precautions against static electricity.
- 4) Provide external circuit protection components so that over voltages caused by noise, voltage surges, or static electricity are not fed to the LSI.
- 5) Using 5 V interface, make the time difference between turning on and off 3.3 V and 5 V power supply as short as possible. (There is no problem about the time difference of turning on and off the power supply such as to generate 3.3 V power supply from 5 V power by a regulator IC or DC-DC converter.)

16.2 Precautions for transporting and storing LSIs

- 1) Always handle LSIs and their packages carefully. Throwing or dropping LSIs may damage them.
- 2) Do not store LSIs in a location exposed to water droplets or direct sunlight.
- 3) Do not store the LSI in a location where corrosive gases are present, or in excessively dusty environments.
- 4) Store the LSIs in an anti-static storage container, and make sure that no physical load is placed on the LSIs.

16.3 Precautions for mounting

- 1) In order to prevent damage caused by static electricity, pay attention to the following.
 - Make sure to ground all equipment, tools, and jigs that are present at the work site.
 - Ground the work desk surface using a conductive mat or similar apparatus (with an appropriate resistance cause). Do not allow to work on a metal surface, which can cause a rapid discharge and damage on LSI (if the charged LSI touches the surface directly) due to extremely low resistance.
 - When using a vacuum pickup tool, provide anti-static protection using a conductive rubber for the pickup tip. Anything which contacts with the LSI lead terminals should have as high a resistance as possible.
 - When using a pincer that may make contact with the LSI terminals, use an anti-static model. Do not use a metal pincer, if possible.
 - Store unused LSIs in a PC board storage box that is protected against static electricity, and make sure there is adequate clearance between the LSIs. Never directly stack them on each other, as it may cause friction that can develop an electrical discharge.
- 2) Operators must wear wrist straps that are grounded through approximately 1M-ohm of resistance.
- 3) Use low voltage soldering devices and make sure the tips are grounded.
- 4) Do not store or use LSIs, or a container filled with LSIs, near high-voltage electrical fields, such those produced by a CRT.
- 5) To preheat LSIs for soldering, we recommend keeping them at a high temperature in a completely dry environment, i.e. 125±5°C for 20 ~ 36 hours. The LSI must not be exposed to the high temperature and completely dry environment more than 2 times.
- 6) When using an infrared reflow system to apply solder, we recommend the use of a far-infrared pre-heater and mid-infrared reflow devices, in order to ease the thermal stress on the LSIs. Do not reflow more than 2 times.



Package and board surface temperatures must never exceed $260^{\circ}C$ and do not keep the temperature at $250^{\circ}C$ or higher for more than 10 seconds.



[Recommended temperature profile of a far/mid-infrared heater and hot air reflow]

- 7) When using hot air for reflow soldering, the restrictions are the same as for infrared reflow.
- 8) If you will use a soldering iron, the temperature at the leads must not exceed 350 degrees or higher and the time must not exceed for more than 5 seconds and more than twice per each terminal.

16.4 Other precautions

- 1) When the LSI will be used in poor environments (high humidity, corrosive gases, or excessive amounts of dust), we recommend applying a moisture prevention coating.
- 2) The package resin is made of fire-retardant material; however, it can burn. When baked or burned, it may generate gases or fire. Do not use it near ignition sources or flammable objects.
- 3) This LSI is designed for use in commercial apparatus (office machines, communication equipment, measuring equipment, and household appliances). If you use it in any device that may require high quality and reliability, or where faults or malfunctions may directly affect human survival or injure humans, such as in nuclear power control devices, aviation devices or spacecraft, traffic signals, fire control, or various types of safety devices, we will not be liable for any problem that occurs, even if it was directly caused by the LSI. Customers must provide their own safety measures to ensure appropriate performance in all circumstances.

17. Difference from G9103B

In the G9103C, many functions were added and improved and defects were corrected. If you use the same functions as G9103B, you can mount a G9103C on a board for G9103B and use software for G9103B.

17.1 Added functions

The following four functions were added to the G9103C.

17.1.1 Target of comparator 3 for comparison

As target of comparator 3 for comparison, remaining pulse counter (RPLS or RCIC) was added. For details, please refer to "8.11.1 Comparator types and functions."

17.1.2 ID code confirmation

To distinguish between G9103B and G9103C, ID code is added. For details, please refer to "8.20 ID code confirmation".

17.1.3 Start command for next operation

Start commands for next operation (NSTAFL, NSTAFH, NSTAD, NSTAUD) that occur error interrupt while motor is stopping and error interrupt cause (REST.ENST) were added.

At the continual start of interpolation operation, if a write command to either axis does not make it while operating, simultaneous stop can be occurred by error interrupt. That prevents from motor running with simultaneous start failing.

For details, please refer to "5.3.1.1 Start command" or "5.4.1.1 Writing into pre-register for operation", and "8.16 Interrupt output".

17.1.4 Remaining start in linear interpolation operation and circular interpolation operation

Residual start command that could be used only in single axis positioning operation was added to multi axes linear interpolation operation mode and circular interpolation mode.

For details, please refer to "5.3.1.1 Start command", "5.4.3.5 RCI (PRCI): Setting register for number of steps necessary to complete circular interpolation (31 bits)" and "5.4.3.6 RCIC: Step counter for circular interpolation (31 bits)".

17.2 Improved functions

The following four functions are improved in the G9103C.

17.2.1 Improvement of timing to check error stop cause

The following phenomenon had occurred in G9103B.

- 1. Set "holding start" to both own axis and other axis by "writing a start command".
- 2. Set "Simultaneous stop by synchronized with other LSIs".
- 3. In the case that EMG signal turns on and you write a start command to own axis, the own axis stops by error with detecting "error stop cause" and sends simultaneous stop request to other axes.
- 4. Other axes receive simultaneous stop request, however ignore the request because they are stopping.
- 5. After that, you write a start command to other axes, the status of other axes become "holding starts".
- 6. If you write broad communication start command to own axis and other axes, only other axes starts operation.

Therefore, before writing broad communication start command, you need to confirm whether there are not axes that stop by error using check all axis status.

G9103C has been improved so that "error stop cause" is checked at operation start.

As the result, G9103C sends a "simultaneous stop request" by error stop after writing broad communication start command, and other axes in holding start receive "simultaneous stop request" while running and stop simultaneously.

"Error stop cause" can be checked at writing start command like G9103B by setting a function to change check timing of error stop cause" is enabled (RENV3.G03B = 1).

17.2.2 Improvement of RSDC sign extension

In the G9103C, the upper 8 bits of RSDC register are fixed to 0.

Therefore, Attentions are required not as to misidentify 24-bit negative number as 32-bit positive number at developing software. G9103C was corrected so that the upper 8 bits of RSDC register is the same

specifications of code extension as RDP register. As the result, 24-bit negative number can be regarded as a negative number in 32-bit.

17.2.3 Improvement of pre-register for comparator 3

The following phenomenon had occurred in G9103B.

- 1. Make PRCP3 register and RCMP3 register undetermined by PFCCAN (002Dh) command.
- 2. If writing data to PRCP3 register, written data is shifted from PRCP3 register to RCMP register and data in RCMP2 register become determined.
- 3. If original RCMP3 register is true, it change by written data and return to undetermined.
- 4. If writing new data to RCMP3 register at that time, the new data is shifted from PRCP3 register to RCMP3 register because the data in RCMP3 register is undetermined.

G9103C was improved to prevent that written data is not shifted from PRCP3 register to RCMP3 register even if PRCMP3 register and RCMP3 register are undetermined, data is written to PRCP3 register and comparison condition is changed by written data.

As the result, even if new data is written in PRCP3 register, new written data is not shifted from PRCP3 register to RCMP3 register and RCMP register can keep original data as determined.

17.2.4 Improvement of pre-register for continuous operation

G9103B copies pre-register value to register after stopping and starts operation only when a start command is written while a motor is running. However, writing a start command for next operation delays and the timing is after a motor stops, a pre-register value is not copies and G9103B starts with a register value.

G9103C was improved so as to copy pre-register value to register regardless of writing a start command when pre-register is written while a motor is running.

As the result, even if writing a start command for next operation delays and the timing become after a motor stops, G9103C starts operation after it copies a re-register value to register.

17.2.5 Improvement of start command with feeding amount

When writing a start command with feeding amount that is a G9003 compatible function while a motor is running, G9103B overrides the feeding amount (RMV register) and may malfunction.

G9103C was corrected to ignore writing when writing a start command with feeding amount while a motor is running.

As the result, RMV register is not overridden by a start command with feeding amount while a motor is running and the G9103C does not malfunction.

17.2.6 Improvement of monitoring communication error

In G9103B, when a count number of monitoring communication error (RMEC.CKEC, RMEC.SPEC, RMEC.SWEC) is 0 and writing 0 after writing other than 0 as the maximum times of continuous error occurrence, error stop occurs even if number of occurrences of monitoring communication error is 0. G9103C was improved to ignore satisfied conditions even if the number of occurrence of monitoring communication error matches a written value at writing the maximum number of continuous error As the result, error stop does not occur when number of occurrence of monitoring communication error is 0.

17.3 Corrected defects

The following defect was corrected in G9103C.

17.3.1 Set error stop method to stop after decelerate in Linear interpolation and circular interpolation

G9103C was corrected so as to stop after deceleration as error stop even if "to decelerate and stop" is selected as error stop method in linear and circular interpolation.

January 13, 2017 No. DA70143-1/1E

Notes

* The specifications may be changed without notice for improvement.

NPM Nippon Pulse Motor Co., Ltd. Head Office: No.16-13, 2-chome, Hongo, Bunkyo-ku, Tokyo 113-0033, Japan Phone: +81-3-3813-8841 Fax: +81-3-3813-8665 Web: <u>http://www.pulsemotor.com</u> E-mail: <u>int-l@npm.co.jp</u>